Università degli Studi di Siena
Facoltà di Ingegneria
Course of
High Performance Computer Architecture
 
 
 Latest News (home)
 Registration
 Lessons
(restricted access)
 Errata slides
 Tools for lab
 Syllabus
 Office Hours
 Mid-terms
 Projects
 Group registration
(restricted access)
 Exam Rules
 Feedback
 RELATED LINKS
 BEST PROJECTS
bgcolor="#FFFFFF" width="840" height="1720" border="0" cellpadding="0" cellspacing="0" valign="top" align="left">
 
 WELCOME to the HIGH PERFORMANCE COMPUTER ARCHITECTURE web-site.
  • This is the seventh time in which this course will be taught in ENGLISH (it started in 2013). The previous courses "Architettura dei Calcolatori 2" and "Calcolatori Elettronici 2" are not taught any more.
 SUPERSCALAR SOLUTIONS UPDATED
  • Please note that the solution of the tests of 2007-06-28, 2015-06-22, 2015-07-17, 2016-11-06, 2016-02-10, 2016-06-30 have been updated to have a coherent set of solutions, which are also reproducible via the use of the FREESS simulator. Also the test of 2009-07-07 has been updated as seen in the classroom.
 RELEASED FREESS-0.8
 REGISTRATION ON THIS WEBSITE
  • URGENT: Please register on this website as soon as possible: we need to install lab-software, and this will be done by our technicians only for the registerd accounts: if you don't have yet your new matriculation number use your previous one.
 COURSE START
  • This course will start (regularly) on 01/10/2019.
  • PLEASE NOTE THAT THE LESSON OF 1/10/2019 WILL START AT ABOUT 14:30 DUE TO THE OVERLAPPING WITH THE GRADUATION EXAMS.
 DATACENTER ARUBA
 Material of the previous editions of this course
  • The material of the previous editions of this course is always available at this page