Università degli Studi di Siena
Facoltà di Ingegneria
Course of
Computer Architecture
 Latest News (home)
(restricted access)
 Errata slides
 Tools for lab
 Office Hours
 Registration for mid-terms
(University site)
 previous exams
 Group registration
(restricted access)
 Exam Rules
bgcolor="#FFFFFF" width="840" height="1720" border="0" cellpadding="0" cellspacing="0" valign="top" align="left">
 WELCOME to the site for the course COMPUTER ARCHITECTURE
  • News: from the 2019-20 academic year the RISC-V processor will be used as reference, instead of MIPS: an OPEN-SOURCE initiative, launched by the University of Berkeley and now a worldwide standard, well supported by both the market and the Patterson-Hennessy textbook.
  • URGENT: Please register on this website as soon as possible: I need to have your emails to stay in touch!
  • Hoping that it could be useful for the study of the pipeline the WebRISC-V simulator has been realesed.
 Patterson-Hennessy 4^ed - APPENDIX-B.
 Material of the previous editions of this course
  • The material of the previous editions of this course is always available at this page