

DA RESTITUIRE INSIEME AGLI ELABORATI e A TUTTI I FOGLI
→ NON USARE FOGLI NON TIMBRATI
→ ANDARE IN BAGNO PRIMA DELL'INIZIO DELLA PROVA
→ NO FOGLI PERSONALI, NO TELEFONI, SMARTPHONE/WATCH, ETC

MATRICOLA _____

COGNOME _____

NOME _____

NOTA: dovrà essere consegnato l'elaborato dell'es.1 come file <COGNOME>.s e quelli dell'es. 4 come files <COGNOME>.v e <COGNOME>.png

- 1) [12/30] Trovare il codice assembly RISC-V corrispondente al seguente micro-benchmark (**utilizzando solo e unicamente istruzioni dalla tabella sottostante**), rispettando le convenzioni di uso dei registri dell'assembly (riportate qua sotto, per riferimento).

```
int A[3 * 4] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12};
int B[4 * 3] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12};
int C[3 * 3] = {0};
```

Nota: 'int' è un intero a 64 bit.

```
int main() {
    igemm(A, B, C, 3, 4);
    for (int i = 0; i < 3; i++) print_int(C[4*i]);
    exit(0);
}
```

```
void loadRow(int* matrix, int n, int i, int* v) {
    for (int j = 0; j < n; j++) v[j] = matrix[n * i + j];
}
```

```
void igemm(int* A, int* B, int* C, int n, int m) {
    int *vc = sbrk(8*n); int *vb = sbrk(8*m);

    for (int i = 0; i < n; i++) {
        loadRow(C, n, i, vc);
        for (int j = 0; j < m; j++) {
            int a = A[i * m + j];
            loadRow(B, n, j, vb);
            for (int k = 0; k < m; ++k) vc[k] += a * vb[k];
        }
        for (int j = 0; j < n; j++) C[n * i + j] = vc[j];
    }
}
```

RISCV Instructions (RV64IMFD)

v221117

Instruction coding (hexadecimal)	funct3/imm	funct3 opcode	Instruction	Example	Register operation	Meaning
00	0	33/3b	add	add/addw <i>x5,x6,x7</i>	<i>x5</i> ← <i>x6</i> + <i>x7</i>	Add two operands; exception possible (addw**)
20	0	33/3b	subtract	sub/subw <i>x5,x6,x7</i>	<i>x5</i> ← <i>x6</i> - <i>x7</i>	Subtracts two operands; exception possible (subw**)
imm	0	13/1b	add immediate	addi/addiw <i>x5,x6,100</i>	<i>x5</i> ← <i>x6</i> + 100	Add a constant; exception possible (addiw**)
01	0	33/3b	multiply	mul/mulw <i>x5,x6,x7</i>	<i>x5</i> ← <i>x6</i> * <i>x7</i>	(Signed/word) Lower 64 bits of 128-bits product (mulw**)
01	1	33	multiply high	mulh <i>x5,x6,x7</i>	<i>x5</i> ← <i>x6</i> ^ <i>x7</i>	Higher 64bits of 128-bits product
01	4	33/3b	division	div/divw <i>x5,x6,x7</i>	<i>x5</i> ← <i>x6</i> / <i>x7</i>	(Signed/word) division (divw**)
01	6	33/3b	reminder	rem/remw <i>x5,x6,x7</i>	<i>x5</i> ← <i>x6</i> % <i>x7</i>	Reminder of the division (remw**)
00	2/3	33	set on less than	slt/sltu <i>x5,x6,x7</i>	if(<i>x6</i> < <i>x7</i>) <i>x5</i> ← 1; else <i>x5</i> ← 0	Signed compare <i>x6</i> and <i>x7</i> (less than)
imm	2/3	13	set on less than immediate	slti/slти <i>x5,x6,100</i>	if(<i>x6</i> < 100) <i>x5</i> ← 1; else <i>x5</i> ← 0	Unsigned compare <i>x6</i> and 100 (less than)
00	7/6/4	33	and / or / xor	and/or/xor <i>x5,x6,x7</i>	<i>x5</i> ← <i>x6</i> & <i>x7</i> / <i>x6</i> <i>x7</i> / <i>x6</i> ^ <i>x7</i>	Logical AND/OR/XOR register operand
imm	7/6/4	13	and / or / xor immediate	andi/ori/xori <i>x5,x6,100</i>	<i>x5</i> ← <i>x6</i> & 100 / <i>x6</i> 100 / <i>x6</i> ^ 100	Logical AND/OR/XOR constant operand
0	1	33/3b	shift left logical	sll/sllw <i>x5,x6,x7</i>	<i>x5</i> ← <i>x6</i> << <i>x7</i>	Shift left by register (sllw**)
imm	1	13/1b	shift left logical immediate	slli/slliw <i>x5,x6,10</i>	<i>x5</i> ← <i>x6</i> << 10	Shift left by the immediate value (slli**)
0	5	33/3b	shift right logical	srl/srlw <i>x5,x6,x7</i>	<i>x5</i> ← <i>x6</i> >> <i>x7</i>	Shift right by register (srlw**)
imm	5	13/1b	shift right logical immediate	srl/srliw <i>x5,x6,10</i>	<i>x5</i> ← <i>x6</i> >> 10	Shift left by immediate value (srliw**)
20	5	33/3b	shift right arithmetic	sra/sraw <i>x5,x6,x7</i>	<i>x5</i> ← <i>x6</i> >> <i>x7</i> (arith.)	Shift right by register (sign is preserved) (sraw**)
imm	5	13/1b	shift right arithmetic immediate	srai/sraiw <i>x5,x6,10</i>	<i>x5</i> ← <i>x6</i> >> 10 (arith.)	Shift right by immediate value (sraiw**)
imm	3/2/0	03	load dword / word / byte	ld/lw/lb <i>x5,100(x6)</i>	<i>x5</i> ← MEM[x6+100]	Data from memory to register
imm	6/4	03	load word / byte unsigned	lwu/lbu <i>x5,100(x6)</i>	<i>x5</i> ← MEM[x6+100]	Data from mem. To reg.; no sign extension (lwu**)
imm	3/2	23	store dword / word / byte	sd/sw/sw <i>x5,100(x6)</i>	MEM[x6+100] ← <i>x5</i>	Data from register to memory (sw**)
imm[31:12]	-	37	load upper immediate	lui <i>x5,0x12345</i>	<i>x5</i> ← 0x12345000	Load most significant 20 bits
PSEUDOINSTRUCTION		load address	la <i>x5,var</i>	<i>x5</i> ← &var (PSEUDO INST.)	REAL: lui x5,H20(&var); ori x5, L12(&var) INST. (H20=high 20 bits of &var; L12=low 12 bits of &var)	
imm[31:12] (rd=0)	-	6f/63	jump/branch	j/b <i>label</i>	PC+=off (off=PC-&label) (PS.INST.)	REAL INST.: jal x0,offset/beq x0,x0,offset
imm[11:0] (rs1=rs2=0)	0	6f	jump and link (offset)	jal <i>label</i>	x1←(PC+4); PC+=offset(PS.INST.)	REAL INST.: jal x1,offset (offset=PC-&label)
imm[31:12] (rd=1)	-	6f	return from procedure	ret	PC←x1 (PSEUDO INST.)	REAL INST.: jalr x0,0(x1)
imm (rd=0,rs=1)	0	67	jump and link register	jalr <i>x1, 100(x5)</i>	x1 ← (PC + 4); PC=x1+100	Procedure return; indirect call
imm	0	67	branch on equal / not-equal	beq/bne <i>x5,x6,100</i>	if(<i>x5</i> ==/ <i>x6</i>) PC=PC+100	Equal / Not-equal test; PC relative branch
00 (rs1=0,rs2=0,rd=0)	0	73	ecall	ecall	SEPC←PC;PC←STVEC; save PL;IE=1;E=0	Call OS (service number in a7); PL= privilege lev; IE=int.en.
08 (rs1=0,rs2=2,rd=0)	0	73	sret	sret	PC←SEPC; restore PL/E	Exit supervisor mode; PL= privilege level; E=int.en.
PSEUDOINSTRUCTION		move	mv <i>x5,x6</i>	<i>x5</i> ← <i>x6</i> (PSEUDO INST.)	REAL INST.: add x5,x0,x6	
PSEUDOINSTRUCTION		load immediate	li <i>x5,100</i>	<i>x5</i> ← 100 (PSEUDO INST.)	REAL INST.: addi x5,x0,100	
PSEUDOINSTRUCTION		no operation (nop)	nop	do nothing (PSEUDO INST.)	REAL INST.: addi x0,x0,0	
{0,1} / {4,5}	0	53	floating point add/sub	fadd/fsub. {s,d} <i>f0,f1,f2</i>	f0<f1+f2 / f0<f1-f2	Single or double precision add / subtract
{8,9} / {c,d}	0	53	floating point multiplication/division	fmul/fdiv. {s,d} <i>f0,f1,f2</i>	f0<f1*f2 / f0<f1/f2	Single or double precision multiplication / division
PSEUDOINSTRUCTION		floating point move between f-reg	fmv. {s,d} <i>f0,f1</i>	f0<f1 (PSEUDO INST.)	REAL INST.: fsgnj. {s,d} f0,f1,f1	
PSEUDOINSTRUCTION		floating point negate	fneg. {s,d} <i>f0,f1</i>	f0←-f1 (PSEUDO INST.)	REAL INST.: fsgnjn. {s,d} f0,f1,f1	
PSEUDOINSTRUCTION		floating point absolute value	fbs. {s,d} <i>f0,f1</i>	f0< f1 (PSEUDO INST.)	REAL INST.: fsgnjx. {s,d} f0,f1,f1	
{50,51}	0/1/2	53	floating point compare	fle/flt/feq. {s,d} <i>x5,f0,f1</i>	x5<(f0-f1)	Single and double: compare f0 and f1 <=, <, ==
{70,71} (rs2=0)	0	53	move between x (integer) and f reg	fmvx. {s,d} <i>x5,f0</i>	x5<f0 (no conversion)	Copy (no conversion)
{78,79} (rs2=0)	0	53	move between f and x reg	fmv. {s,d}.x <i>f0,x5</i>	f0<x5 (no conversion)	Copy (no conversion)
imm	2	7	load/store floating point (32bit)	f1w/fsw <i>f0,0(x5)</i>	f0<MEM[x5] / MEM[x5]←f0	Data from FP register to memory
imm	3	7	load/store floating point (64bit)	f1d/fsd <i>f0,0(x5)</i>	f0<MEM[x5] / MEM[x5]←f0	Data from FP register to memory
21/20 (rs2=0)	7	53	convert to/from double from/to single	fcvt.d.s/fcvt.s.d <i>f0,f1</i>	f0<(double)f1 / f0<(single)f1	Type conversion
{60,61} (rs2=0)	7	53	convert to integer from {single,double}	fcvt.w.s. {s,d} <i>x5,f0</i>	x5<(int)f0	Type conversion
{68,69} (rs2=0)	7	53	convert to {single,double} from integer	fcvt. {s,d}.w <i>f0,x5</i>	f0<({single,double})x5	Type conversion
{2c,2d} (rs2=0)	0	53	square root	fsqrt. {s,d} <i>f0,f1</i>	f0<square root of f1	Single or double square root
{10,11}	0/1/2	53	sign injection	fsgnj/jn/jx. {s,d} <i>f0,f1,f2</i>	f0<sngn({2})f1 / -sngn({2})f1 / sgn(f2)f1	Extract the mantissa and exp. from f1 and sign from f2

Register Usage

Register	ABI Name	Usage
x10-x11	a0-a1	arguments and results
x9, x18-x27	s1, s2-s11	Saved
x5-7, x28-x31	t0-t2, t3-t6	Temporaries
x12-x17	a2-a7	Arguments

Register	ABI Name	Usage
x0	zero	The constant value 0
x8, x2	s0/fp, sp	frame pointer, stack pointer
x1, x3	ra, gp	return address; global pointer
x4	tp	thread pointer

Register	ABI Name	Usage
f10-f11	fa0-fa1	Argument and Return values
f8-f9, f18-f27	fs0-fs1, fs2-fs11	Saved registers
f0 - f7, f28-f31	ft0-ft7, ft8-ft11	Temporaries registers
f12-17	fa2-fa7	Function arguments


System calls

Service Name	Serv.No.(a7)	INPUT Arguments	OUTPUT Args
print_int	1	a0=integer to print	---
print_float	2	fa0=float to print	---
print_double	3	fa0=double to print	---
print_string	4	a0=address of ASCIIz string to print	---
read_int	5	---	a0=integer

Service Name	Serv.No.(a7)	INPUT Arguments	OUTPUT Arguments
read_float	6	---	fa0=float
read_double	7	---	fa0=double
read_string	8	a0=address of input buffer, a1=max chars to read	---
sbrk	9	a0=Number of bytes to be allocated	a0=pointer to allocated memory
exit	10	---	---


2) [5/30] Si consideri una cache di dimensione 64B e a 2 vie di tipo write-back/write-non-allocate. La dimensione del blocco e' 4 byte, il tempo di accesso alla cache e' 4 ns e la penalita' in caso di miss e' pari a 40 ns, la politica di rimpiazzamento e' LRU. Il processore effettua i seguenti accessi in cache, ad indirizzi al byte: 177, 1163, 223, 2181, 200, 3221, 175, 1184, 2182, 3201, 4176, 8173, 2176, 9183, 8251, 4176, 2201, 3180, 5171, 7178. Tali accessi sono alternativamente letture e scritture. Per la sequenza data, ricavare il tempo medio di accesso alla cache, riportare i tag contenuti in cache al termine, i bit di modifica (se presenti) e la lista dei blocchi (ovvero il loro indirizzo) via via eliminati durante il rimpiazzamento ed inoltre in corrispondenza di quale riferimento il blocco e' eliminato.

3) [5/30] Data la seguente rete combinatoria: i) disegnare la mappa di Karnaugh; ii) inserendo in tale mappa dei non-specificato (simbolo 'X') in corrispondenza degli ingressi $\bar{x}_3 \ x_2 \ \bar{x}_1 \ x_0 \ \bar{x}_3 \ \bar{x}_2 \ x_1 \ x_0$, ricavare un'equazione booleana in forma "somma di prodotti" che descriva la nuova mappa in modo da usare sottocubi di dimensione maggiore possibile:



4) [8/10] Descrivere e sintetizzare in Verilog una rete sequenziale utilizzando il modello di Mealy con un ingresso X su un bit e una uscita Z su un bit che funziona nel seguente modo: devono essere riconosciute le sequenze non-interallacciate 1,1,1,1, e 1,0,0,1; l'uscita Z va a 1 (per 1 ciclo di clock) se è presente una delle due sequenze. Gli stimoli di ingresso sono dati dal seguente modulo Verilog Testbench.

Tracciare il diagramma di temporizzazione [4/10 punti] come verifica della correttezza dell'unità. Nota: si puo' svolgere l'esercizio su carta oppure con ausilio del simulatore salvando una copia dell'output (diagramma temporale) e del programma Verilog su USB-drive del docente. Modello del diagramma temporale da tracciare:



```

module TopLevel;
reg reset_;initial begin reset_=0; #22 reset_=1; #300; $stop; end
reg clock ;initial clock=0; always #5 clock <=(!clock);
reg X;
wire Z;
wire [2:0] STAR=Xxx.STAR;
initial begin X=0;
wait(reset_==1); #5
@(posedge clock); X<=0; @(posedge clock); X<=0; @(posedge clock); X<=1; @(posedge clock); X<=1;
@(posedge clock); X<=1; @(posedge clock); X<=1; @(posedge clock); X<=0; @(posedge clock); X<=1;
@(posedge clock); X<=0; @(posedge clock); X<=0; @(posedge clock); X<=0; @(posedge clock); X<=1;
@(posedge clock); X<=1; @(posedge clock); X<=1; @(posedge clock); X<=1; @(posedge clock); X<=1;
@(posedge clock); X<=0; @(posedge clock); X<=0; @(posedge clock); X<=1; @(posedge clock); X<=0;
$finish;
end
XXX Xxx(X,Z,clock,reset_);
endmodule

```