

**DA RESTITUIRE INSIEME AGLI ELABORATI e A TUTTI I FOGLI**  
**→ NON USARE FOGLI NON TIMBRATI**  
**→ ANDARE IN BAGNO PRIMA DELL'INIZIO DELLA PROVA**  
**→ NO FOGLI PERSONALI, NO TELEFONI, SMARTPHONE/WATCH, ETC**

MATRICOLA \_\_\_\_\_

COGNOME \_\_\_\_\_

NOME \_\_\_\_\_

NOTA: dovrà essere consegnato l'elaborato dell'es.1 come file &lt;COGNOME&gt;.s e quelli dell'es. 4 come files &lt;COGNOME&gt;.v e &lt;COGNOME&gt;.png

- 1) [10/30] Trovare il codice assembly RISC-V corrispondente al seguente micro-benchmark (**utilizzando solo e unicamente istruzioni dalla tabella sottostante**), rispettando le convenzioni di uso dei registri dell'assembly (riportate qua sotto, per riferimento).

```
void qsort2(float *array, int from, int to) {
    if(from>=to) return;
    float pivot = array[from];
    int i = from, j;
    float temp;
    for(j = from + 1; j <= to; j++) {
        if(array[j] < pivot) {
            i = i + 1;
            temp = array[i];
            array[i] = array[j];
            array[j] = temp;
        }
    }
    temp = array[i];
    array[i] = array[from];
    array[from] = temp;
    qsort2(array,from,i-1);
    qsort2(array,i+1,to);
}
```

**Nota: 'int' è un intero a 64 bit.**

```
int main() {
    int number_of_elements;
    read_int(&number_of_elements);
    float array[number_of_elements];
    int iter;
    for(iter = 0;iter < number_of_elements;iter++) {
        read_float(&array[iter]);
    }
    qsort2(array,0,number_of_elements);
    for(iter = 0;iter < number_of_elements;iter++) {
        print_float(array[iter]);
        print_string(" ");
    }
    print_string("\n");
    exit(0);
}
```

## RISCV Instructions (RV64IMFD)

v221117

| Instruction coding (hexadecimal) | Instruction                       | Example                                 | Register operation  | Meaning  |
|----------------------------------|-----------------------------------|---|---|--|
| funct7/imm                       | funct3 opcode                     |   |   | (** instructions available only in RV64, i.e. 64-bit case)   |
| 00                               | 0 33/b                            | add                                     | add/addw x5,x6,x7   | x5 ← x6 + x7<br>Add two operands; exception possible (addw**)  |
| 20                               | 0 33/b                            | subtract                                | sub/subw x5,x6,x7   | x5 ← x6 - x7<br>Subtracts two operands; exception possible (subw**)                                    |
| imm                              | 0 13/b                            | add immediate                           | addi/addiw x5,x6,100  | x5 ← x6 + 100<br>Add a constant; exception possible (addiw**)  |
| 01                               | 0 33/b                            | multiply                                | mul/mulw x5,x6,x7   | x5 ← x6 * x7<br>(signed/word) Lower 64 bits of 128-bits product (mulw**)                               |
| 01                               | 1 33                              | multiply high                           | mulh x5,x6,x7   | x5 ← x6 * x7<br>Higher 64bits of 128-bits product  |
| 01                               | 4 33/b                            | division                                | div/divw x5,x6,x7   | x5 ← x6/x7<br>(signed/word) division (divw**)  |
| 01                               | 6 33/b                            | reminder                                | rem/remw x5,x6,x7   | x5 ← x6 % x7<br>Reminder of the division (remw**)  |
| 00                               | 2/3 33                            | set on less than                        | slt/sltu x5,x6,x7   | if(x6 < x7) x5 ← 1; else x5 ← 0<br>Signed compare x6 and x7 (less than)                                |
| imm                              | 2/3 13                            | set on less than immediate              | slti/slтиu x5,x6,100  | if(x6 < 100) x5 ← 1; else x5 ← 0<br>Unsigned compare x6 and 100 (less than)                            |
| 00                               | 7/6/4 33                          | and / or / xor                          | and/or/xor x5,x6,x7   | x5 ← x6&x7 / x6 x7 / x6^x7<br>Logical AND/OR/XOR register operand                                      |
| imm                              | 7/6/4 13                          | and / or / xor immediate                | andi/ori/xori x5,x6,100   | x5 ← x6&100 / x6 100 / x6^100<br>Logical AND/OR/XOR constant operand                                   |
| 0                                | 1 33/b                            | shift left logical                      | sll/sllw x5,x6,x7   | x5 ← x6 << x7<br>Shift left by register (sllw**)   |
| imm                              | 1 13/b                            | shift left logical immediate            | slli/slliw x5,x6,10   | x5 ← x6 << 10<br>Shift left by the immediate value (slliw**)   |
| 0                                | 5 33/b                            | shift right logical                     | srl/srlw x5,x6,x7   | x5 ← x6 >> x7<br>Shift right by register (srlw**)  |
| imm                              | 5 13/b                            | shift right logical immediate           | srlisrliw x5,x6,10  | x5 ← x6 >> 10<br>Shift left by immediate value (srliw**)   |
| 20                               | 5 33/b                            | shift right arithmetic                  | sra/sraw x5,x6,x7   | x5 ← x6 >> x7 (arith.)<br>Shift right by register (sign is preserved) (sraw**)                         |
| imm                              | 5 13/b                            | shift right arithmetic immediate        | srai/sraiw x5,x6,10   | x5 ← x6 >> 10 (arith.)<br>Shift right by immediate value (sraiw**)                                     |
| imm                              | 3/2/0 03                          | load dword / word / byte                | ld/lwl x5,100(x6)   | x5 ← MEM[x6+100]<br>Data from memory to register   |
| imm                              | 6/4 03                            | load word / byte unsigned               | lwu/lbu x5,100(x6)  | x5 ← MEM[x6+100]<br>Data from mem. To reg.; no sign extension (lwu**)                                  |
| imm                              | 3/2 23                            | store dword / word / byte               | sd/sw/sb x5,100(x6)   | MEM[x6+100] ← x5<br>Data from register to memory (sw**)  |
| imm[31:12]                       | - 37                              | load upper immediate                    | lui x5,0x12345000   | x5 ← 0x12345000<br>Load most significant 20 bits   |
| PSEUDOINSTRUCTION                | load address                      | la x5,var                               | x5 ← &var (PSEUDO INST.)<br>load address of '&var' in x5        | REAL: lui x5,H20(&var); ori x5, L12(&var)<br>INST. (H20=high 20 bits of &var; L12=low 12 bits of &var) |
| imm[31:12](rd=0)                 | - 0 6f/63                         | jump/branch                             | j/b label   | PC+=off (off=PC-&label) (PS.INST.)<br>REAL INST.: jal x0,offset/beq x0,x0,offset                       |
| imm[11:0](rs1=rs2=0)             | - 6f                              | jump and link (offset)                  | jal label   | x1←(PC+4); PC+=offset(PS.INST.)<br>REAL INST.: jal x1,offset (offset=PC-&label)                        |
| Imm (rd=0,rs=1)                  | 0 67                              | return from procedure                   | ret   | PC←x1 (PSEUDO INST.)<br>REAL INST.: jalr x0,0(x1)  |
| imm                              | 0 67                              | jump and link register                  | jalr x1, 100(x5)  | x1 ← (PC+4); PC=x5+100<br>Procedure return; indirect call  |
| imm=2                            | 0/1 63                            | branch on equal / not-equal             | beq/bne x5,x6,100   | if(x5 ==/!= x6) PC=PC+100<br>Equal / Not-equal test; PC relative branch                                |
| 00 (rs1=rs2=rd=0)                | 0 73                              | ecall                                   | sepc<PC;PC<-STVEC; save PUE;PL=1;IE=0                           | Call OS (service number in a7); PL= privilege lev; IE=int.en.  |
| 08 (rs1=rs2=rd=0)                | 0 73                              | sret                                    | PC<-SEPC; restore PL/E  | Exit supervisor mode; PL= privilege lev; E=int.en.   |
| PSEUDOINSTRUCTION                | move                              | mv x5,x6                                | x5 ← x6 (PSEUDO INST.)<br>REAL INST.: add x5,x0,x6              |  |
| PSEUDOINSTRUCTION                | load immediate                    | li x5,100                               | x5 ← 100 (PSEUDO INST.)<br>REAL INST.: addi x5,x0,100           |  |
| PSEUDOINSTRUCTION                | no operation (nop)                | nop                                     | do nothing (PSEUDO INST.)<br>REAL INST.: addi x0,x0,0           |  |
| {0,1} / {4,5}                    | 0 53                              | floating point add/sub                  | fadd/fsub. {s,d} f0,f1,f2                                       | f0←f1+f2 / f0←f1-f2<br>Single or double precision add / subtract                                       |
| {8,9} / {c,d}                    | 0 53                              | floating point multiplication/division  | fmul/fdiv. {s,d} f0,f1,f2                                       | f0←f1*f2 / f0←f1/f2<br>Single or double precision multiplication / division                            |
| PSEUDOINSTRUCTION                | floating point move between f-reg | fmv. {s,d} f0,f1                        | f0←f1 (PSEUDO INST.)<br>REAL INST.: fsgnj. {s,d} f0,f1,f1       |  |
| PSEUDOINSTRUCTION                | floating point negate             | fneg. {s,d} f0,f1                       | f0← - (f1) (PSEUDO INST.)<br>REAL INST.: fsgnjn. {s,d} f0,f1,f1 |  |
| PSEUDOINSTRUCTION                | floating point absolute value     | fabs. {s,d} f0,f1                       | f0←   f1   (PSEUDO INST.)<br>REAL INST.: fsgnjx. {s,d} f0,f1,f1 |  |
| {50,51}                          | 0/1/2 53                          | floating point compare                  | fle/flt/feq. {s,d} x5,f0,f1                                     | x5←f0-f1<br>Single and double: compare f0 and f1 <=, <, ==   |
| {70,71}                          | (rs2=0)                           | move between x (integer) and f reg      | fmv.x. {s,d} x5,f0  | x5←f0 (no conversion)<br>Copy (no conversion)  |
| {78,79}                          | (rs2=0)                           | move between f and x reg                | fmv. {s,d}.x f0,x5  | f0←x5 (no conversion)<br>Copy (no conversion)  |
| imm                              | 2 7                               | load/store floating point (32bit)       | f1w/fsw f0,0(x5)  | f0←MEM[x5] / MEM[x5]←f0<br>Data from FP register to memory   |
| imm                              | 3 7                               | load/store floating point (64bit)       | f1d/fsd f0,0(x5)  | f0←MEM[x5] / MEM[x5]←f0<br>Data from FP register to memory   |
| 2/10 (rs2=0)                     | 7 53                              | convert to/from double from/to single   | fcvt.d.s/fcvt.s.d f0,f1   | f0←(double)f1 / f0←(single)f1<br>Type conversion   |
| {60,61}                          | (rs2=0)                           | convert to integer from {single,double} | fcvt.w. {s,d} x5,f0   | x5←(int)f0<br>Type conversion  |
| {68,69}                          | (rs2=0)                           | convert to {single,double} from integer | fcvt. {s,d}.w f0,x5   | f0←{(single,double)}x5<br>Type conversion  |
| {2c,2d}                          | (rs2=0)                           | square root                             | fsqrt. {s,d} f0,f1  | f0← square root of f1<br>Single or double square root  |
| {10,11}                          | 0/1/2 53                          | sign injection                          | fsgnj/jn/jx. {s,d} f0,f1,f2                                     | f0←sgn(f2)f11 / -sgn(f2)f1   fsgnj(f1)   Extract the mantissa and exp. from f1 and sign from f2        |

## Register Usage

| Register      | ABI Name     | Usage                 |
|---------------|--------------|-----------------------|
| x10-x11       | a0-a1        | arguments and results |
| x9, x18-x27   | s1, s2-s11   | Saved                 |
| x5-7, x28-x31 | t0-t2, t3-t6 | Temporaries           |
| x12-x17       | a2-a7        | Arguments             |

| Register | ABI Name  | Usage                          |
|----------|-----------|--------------------------------|
| x0       | zero      | The constant value 0           |
| x8, x2   | s0/fp, sp | frame pointer, stack pointer   |
| x1, x3   | ra, gp    | return address, global pointer |
| x4       | tp        | thread pointer                 |

| Register         | ABI Name          | Usage                      |
|------------------|-------------------|----------------------------|
| f10-f11          | fa0-fa1           | Argument and Return values |
| f8-f9, f18-f27   | fs0-fs1, fs2-fs11 | Saved registers            |
| f0 - f7, f28-f31 | ft0-ft7, ft8-ft11 | Temporaries registers      |
| f12-17           | fa2-fa7           | Function arguments         |

## System calls


| Service Name | Serv.No.(a7) | INPUT Arguments                      | OUTPUT Args |
|--------------|--------------|--------------------------------------|-------------|
| print_int    | 1            | a0=integer to print                  | ---         |
| print_float  | 2            | fa0=float to print                   | ---         |
| print_double | 3            | fa0=double to print                  | ---         |
| print_string | 4            | a0=address of ASCIIz String to print | ---         |
| read_int     | 5            | ---                                  | a0=integer  |

| Service Name | Serv.No.(a7) | INPUT Arguments                                  | OUTPUT Arguments               |
|--------------|--------------|--|--------------------------------|
| read_float   | 6            | ---  | fa0=float                      |
| read_double  | 7            | ---  | fa0=double                     |
| read_string  | 8            | a0=address of input buffer, a1=max chars to read | ---                            |
| sbrk         | 9            | a0=Number of bytes to be allocated               | a0=pointer to allocated memory |
| exit         | 10           | ---  | ---                            |

## SOLUZIONE

- 2) [5/30] Rappresentare il numero 3.4 in un formato IEEE-754 singola precisione. L'arrotondamento deve essere effettuato al numero più vicino rappresentabile e in caso di equidistanza arrotondare al valore pari (round to nearest, ties to even); sviluppare il calcolo illustrando come si ottiene il risultato.
- 3) [5/30] Descrivere la procedura di programmazione della porta seriale 16550A, mappata a partire dall'indirizzo 0x900003E8, per ottenere 1 bit di stop, 8 bit di trama, parità dispari di uni (no break), baud rate pari a 19200. Imponendo una frequenza esterna di clock di tale chip pari a 1.8432 MHz, quale sono gli indirizzi a 32 bit (in esadecimale) dei registri da programmare secondo queste specifiche? E quali i valori da scrivere in tali registri?
- 4) [10/30] Descrivere e sintetizzare in Verilog una rete sequenziale utilizzando il modello di Moore con un ingresso X su un bit e una uscita Z su un bit che funziona nel seguente modo: devono essere riconosciute le sequenze non-interallacciate 1,1,1,1, e 1,0,0,1; l'uscita Z va a 1 (per 1 ciclo di clock) se è presente una delle due sequenze. Gli stimoli di ingresso sono dati dal seguente modulo Verilog Testbench.

**Tracciare il diagramma di temporizzazione** [4/10 punti] come verifica della correttezza dell'unità. Nota: si puo' svolgere l'esercizio su carta oppure con ausilio del simulatore salvando una copia dell'output (diagramma temporale) e del programma Verilog su USB-drive del docente. Modello del diagramma temporale da tracciare:



```
module TopLevel;
reg reset_;initial begin reset_=0; #22 reset_=1; #300; $stop; end
reg clock ;initial clock=0; always #5 clock <=(!clock);
reg X;
wire Z;
wire [2:0] STAR=Xxx.STAR;
initial begin X=0;
wait(reset_==1); #5
@(posedge clock); X<=0; @(posedge clock); X<=0; @(posedge clock); X<=1; @(posedge clock); X<=1;
@(posedge clock); X<=1; @(posedge clock); X<=1; @(posedge clock); X<=0; @(posedge clock); X<=1;
@(posedge clock); X<=0; @(posedge clock); X<=0; @(posedge clock); X<=0; @(posedge clock); X<=1;
@(posedge clock); X<=1; @(posedge clock); X<=1; @(posedge clock); X<=1; @(posedge clock); X<=1;
@(posedge clock); X<=0; @(posedge clock); X<=0; @(posedge clock); X<=1; @(posedge clock); X<=0;
$finish;
end
XXX Xxx(X,Z,clock,reset_);
endmodule
```