

DA RESTITUIRE INSIEME AGLI ELABORATI e A TUTTI I FOGLI
 → NON USARE FOGLI NON TIMBRATI
 → ANDARE IN BAGNO PRIMA DELL'INIZIO DELLA PROVA
 → NO FOGLI PERSONALI, NO TELEFONI, SMARTPHONE/WATCH, ETC

COGNOME _____

NOME _____

NOTA: dovrà essere consegnato l'elaborato dell'es.1 come file <COGNOME>.s e quelli dell'es. 4 come files <COGNOME>.v e <COGNOME>.png

1) [11/30] Trovare il codice assembly RISC-V corrispondente al seguente micro-benchmark (utilizzando solo e unicamente istruzioni dalla tabella sottostante), rispettando le convenzioni di uso dei registri dell'assembly (riportate qua sotto, per riferimento).

char stringa[20];

```
char *atox(char *s) {
    char h, *p = s;
    int a = 0;

    char *q = (char*)sbrk(20);
    q[19] = '\0';
    q = q + 18;

    while (*p != '\n' && *p != '\0') ++p;

    do {
        a += *s++ - 48;
        a *= 10;
    } while (s < p - 1);
}
```

Nota: 'int' è un intero a 64 bit.

```
do {
    h = (a & 15) + 48;
    if (h >= 58) h += 7;
    *q-- = h;
    a = a >> 4;
} while (a > 0);
*q-- = 'x'; *q = '0';
return (q);
}

int main() {
    char* ax;
    print_string("inserisci numero in base 10: ");
    read_string(&stringa,19);
    ax = atox(stringa);
    print_string("\n-->");
    print_string(ax);
    exit(0);
}
```

RISCV Instructions (RV64IMFD)

v210622

Instruction coding (hexadecimal) opcode+funct3+funct7,imm	Instruction	Example	Register operation	Meaning (** instructions available only in RV64, i.e. 64-bit case)
33+0+00/3b+0+00	add	add/addw x5,x6,x7	x5 ← x6 + x7	Add two operands; exception possible (addw**)
33+0+20/3b+0+20	subtract	sub/subw x5,x6,x7	x5 ← x6 - x7	Subtracts two operands; exception possible (subw**)
13+0+imm/1b+0+imm	add immediate	addi/addiw x5,x6,100	x5 ← x6 + 100	Add a constant; exception possible (addiw**)
33+0+01/3b+0+01	multiply	mul/mulw x5,x6,x7	x5 ← x6 * x7	(signed/word) Lower 64 bits of 128-bits product (mulw**)
33+0+101/3b+0+101	multiply high	mulh x5,x6,x7	x5 ← x6 * x7	Higher 64bits of 128-bits product
33+4+01/3b+4+01	division	div/divw x5,x6,x7	x5 ← x6/x7	(signed/word) division (divw**)
33+6+01/3b+6+01	remainder	rem/remw x5,x6,x7	x5 ← x6 % x7	Remainder of the division (remw**)
33+2+0/33+3+0	set on less than	slt/sltu x5,x6,x7	if (x6 < x7) x5 ← 1; else x5 ← 0	(signed/unsigned) compare x6 and x7 (less than)
13+2+imm/13+3+imm	set on less than immediate	slti/sltiu x5,x6,100	if (x6 < 100) x5 ← 1; else x5 ← 0	(signed/unsigned) compare x6 and 100 (less than)
33+7+0/33+6+0/33+4+0	and / or	and/or/xor x5,x6,x7	x5 ← x6&x7 / x6 x7 / x6^x7	Logical AND/OR/XOR
13+7+imm/13+6+imm/13+4+imm	and /or / xor immediate	andi/ori/xori x5,x6,100	x5 ← x6&100 / x6 100 / x6^100	Logical AND/OR/XOR register, constant
33+1+0/3b+1+0	shift left logical	sll/sllw x5,x6,x7	x5 ← x6 << x7	Shift left by register (sllw**)
13+1+imm/1b+1+imm	shift left logical immediate	slli/slliw x5,x6,10	x5 ← x6 << 10	Shift left by the immediate value (slliw**)
33+5+0/3b+5+0	shift right logical	srl/srlw x5,x6,x7	x5 ← x6 >> x7	Shift right by register (srlw**)
13+5+imm/1b+5+imm	shift right logical immediate	srli/srliw x5,x6,10	x5 ← x6 >> 10	Shift left by immediate value (srliw**)
33+5+20/3b+5+20	shift right arithmetic	sra/sraw x5,x6,x7	x5 ← x6 >> x7 (arith.)	Shift right by register (sign is preserved) (sraw**)
13+5+imm/1b+5+imm	shift right arithmetic immediate	srai/sraiw x5,x6,10	x5 ← x6 >> 10 (arith.)	Shift right by immediate value (sraiw**)
03+3+imm/03+2+imm/03+0+imm	load dword / word / byte	ld/lw/lb x5,100(x6)	x5 ← MEM[x6+100]	Data from memory to register
03+6+imm/03+4+imm	load word / byte unsigned	lwu/lbu x5,100(x6)	x5 ← MEM[x6+100]	Data from mem. To reg.; no sign extension (lwu**)
23+3+imm/23+2+imm/23+0+imm	store dword / word / byte	sd/sw/sb x5,100(x6)	MEM[x6+100] ← x5	Data from register to memory (sw**)
37+imm(31:12) (no funct3)	load upper immediate	lui x5,0x12345	x5 ← 0x1234'5000	Load most significant 20 bits
PSEUDOINSTRUCTION	load address	la x5,var	x5 ← &var (PSEUDO INST.) load address of 'var' in x5	REAL INST.: lui x5,H20(&var);ori x5,L12(&var) INST. (H20=high 20 bit of &var; L12=low 12 bits of &var)
66+imm(31:12)(rd=0) 63+0+imm(11:0)(rs1=rs2=0)	jump/branch	j/b label	PC←off (off=PC-&label) (PS.INST.)	REAL INST.: jal x0,offset/beq x0,x0,offset
66+0+imm(31:12)(rd=1,no funct3)	jump and link (offset)	jal label	x1←(PC+4);PC←offset (PS. INST.)	REAL INST.: jal x1,offset (offset=PC-&label)
67+0+imm (rd=0,rs1=1)	return from procedure	ret	PC←x1 (PSEUDO INST.)	REAL INST.: jalr x0,0(x1)
67+0+imm (rd=0,rs1=1)	jump and link register	jalr x1,100(x5)	x1 ← (PC + 4);PC=x5+100	Procedure return; indirect call
63+0+(imm=2)/63+1+(imm=2)	branch on equal / not-equal	beq/bne x5,x6,100	if (x5 ==/!= x6) PC=PC+100	Equal / Not-equal test; PC relative branch
73+0+0 (rs1=0,rs2=0,rd=0)	ecall	ecall	SEPC←PC;PC←STVEC;save PL/IE;PL=1;IE=0	Call OS (service number in a7); PL= privilege lev; IE=int.en.
73+0+8 (rs1=0,rs2=2,rd=0)	sret	sret	PC←SEPC; restore PL/IE	Exit supervisor mode; PL= privilege lev; IE=int.en.
PSEUDOINSTRUCTION	move	mv x5,x6	x5 ← x6 (PSEUDO INST.)	REAL INST.: add x5,x0,x6
PSEUDOINSTRUCTION	load immediate	li x5,100	x5 ← 100 (PSEUDO INST.)	REAL INST.: addi x5,x0,100
PSEUDOINSTRUCTION	no operation (nop)	nop	do nothing (PSEUDO INST.)	REAL INST.: addi x0,x0,0
53+0+(0,1)/53+0+(4,5)	floating point add/sub	fadd/fsub.(s,d) f0,f1,f2	f0←f1+f2 / f0←f1-f2	Single or double precision add / subtract
53+0+(8,9)/53+0+(c,d)	floating point multiplication/division	fmul/fdiv.(s,d) f0,f1,f2	f0←f1*f2 / f0←f1/f2	Single or double precision multiplication / division
PSEUDOINSTRUCTION	floating point move between f-regs	fmv.(s,d) f0,f1	f0←f1 (PSEUDO INST.)	REAL INST.: fsgnj.(s,d) f0,f1,f1
PSEUDOINSTRUCTION	floating point negate	fneg.(s,d) f0,f1	f0←-(f1) (PSEUDO INST.)	REAL INST.: fsgnjn.(s,d) f0,f1,f1
PSEUDOINSTRUCTION	floating point absolute value	fabs.(s,d) f0,f1	f0← f1 (PSEUDO INST.)	REAL INST.: fsgnjx.(s,d) f0,f1,f1
53+0/1/2+(50,51)	floating point compare	fle/flt/feq.(s,d) x5,f0,f1	x5←(f0<f1)	Single and double: compare f0 and f1 <=<,<=
53+0+(70,71) (rs2=0)	move between x (integer) and f regs	fmv.x.(s,d) x5,f0	x5←f0 (no conversion)	Copy (no conversion)
53+0+(78,79) (rs2=0)	move between f and x regs	fmv.(s,d).x f0,x5	f0←x5 (no conversion)	Copy (no conversion)
7+2+imm/27+2+imm	load/store floating point (32bit)	flw/fsw f0,0(x5)	f0←MEM[x5] / MEM[x5]←f0	Data from FP register to memory
7+3+imm/27+3+imm	load/store floating point (64bit)	fld/fsd f0,0(x5)	f0←MEM[x5] / MEM[x5]←f0	Data from FP register to memory
53+7+21(rs2=0)/53+7+20(rs2=0)	convert to/from double from/to single	fcvt.d.s/fcvt.s.d f0,f1	f0←(double)f1 / f0←(single)f1	Type conversion
53+7+(60,61) (rs2=0)	convert to integer from {single,double}	fcvt.w.(s,d) x5,f0	x5←(int)f0	Type conversion
53+7+(68,69) (rs2=0)	convert to {single,double} from integer	fcvt.(s,d).w f0,x5	f0←({single,double})x5	Type conversion
53+0+(2c,2d) (rs2=0)	square root	fsqrt.(s,d) f0,f1	f0←square root of f1	Single or double square root
53+0/1/2+(10,11)	sign injection	fsgnj/jn/jx.(s,d) f0,f1,f2	f0←sgn(f2) f1 /-sgn(f2) f1 /sgn(f2) f1	Extract the mantissa and exp. from f1 and sign from f2

Register Usage

Register	ABI Name	Usage
x10-x17	a0-a1	arguments and results
x9, x18-x27	s1, s2-s11	Saved
x5-7, x28-x31	t0-t2, t3-t6	Temporaries
x12-x17	a2-a7	Arguments

Register	ABI Name	Usage
x0	zero	The constant value 0
x8, x2	s0/fp, sp	frame pointer, stack pointer
x1, x3	ra, gp	return address, global pointer
x4	tp	thread pointer

Register	ABI Name	Usage
f10-f11	fa0-fa1	Argument and Return values
f8-f9, f18-f27	fs0-fs1, fs2-fs11	Saved registers
f0 - f7, f28-f31	ft0-ft7, ft8-ft11	Temporaries registers
f12-17	fa2-fa7	Function arguments

System calls

Service Name	Serv.No.(a7)	INPUT Arguments	OUTPUT Args
print int	1	a0=integer to print	---
print float	2	fa0=float to print	---
print double	3	fa0=double to print	---
print string	4	a0=address of ASCIIZ string to print	---
read int	5	---	a0=integer

Service Name	Serv.No.(a7)	INPUT Arguments	OUTPUT Arguments
read float	6	---	fa0=float
read double	7	---	fa0=double
read string	8	a0=address of input buffer, a1=max chars to read	---
sbrk	9	a0=Number of bytes to be allocated	a0=pointer to allocated memory
exit	10	---	---

SOLUZIONE

ESERCIZIO 1

```
.data
inputl: .asciz "inserisci numero in base 10: "
stringa: .space 20
risultato: .asciz "\n--> "


.text
.globl main
main:
    addi sp,sp,-8 # alloco frame
    sw s0,0(sp) # salvo s0
    la a0,inputl # stampo stringa inputl
    li a7,4 # print_string
    ecall
    la a0,stringa # leggo e metto in stringa
    li a1,19 # max char da leggere (20-1)
    li a7,8
    ecall
    la a0,stringa # leggo stringa numerica da
tastiera # converti stringa da base
10 a base 16
    mv s0,a0 # copio puntatore stringa in s0
    la a0,risultato # stampo messaggio risultato
    li a7,4
    ecall
    mv a0,s0 # copio puntatore stringa in a0
    li a7,4
    ecall
    lw s0,0(sp) # ripristino s0
    addi sp,sp,8 # libero frame
    li a7,10 # uscita
    ecall

atox: # a0 = &stringa
    # t0=h, t1=p, t2=a, (new)a0=q, t6=s
    mv t6,a0 # salvo s
    mv t1,a0 # p=s
    li t2,0 # a=0
    li a0,20 # alloco 20B di memoria
dinamica
    li a7,9 # sbrk
    ecall # a0 punta alla stringa
risultato
    addi a0,a0,19
    sb zero,0(a0) # scrivo fine-stringa (0)
    addi a0,a0,-1 # q = punto iniziale di
scrittura
    # converto da stringa base 10 a intero
    li t4,10 # carattere new-line
11: lb t5,0(t1) # *p
    beq t5,t4,fine_l1
    beq t5,zero,fine_l1
    addi t1,t1,1 # ++p
    b 11
fine_l1:
    addi t1,t1,-1 # punto alla cifra meno
significativa
    li t4,10 # costante 10
12: lb t5,0(t6) # leggo carattere *s
    addi t6,t6,1 # ++s
    addi t5,t5,-48 # trasformo ASCII --> intero
    add t2,t2,t5 # accumulo in t2=a
    mul t2,t2,t4 # a *= 10

    slt t5,t6,t1 # s <? p-1
    bne t5,zero,12 # se non ci sono piu' caratteri
finisco

    # converto da intero a stringa base 16
13: andi t4,t2,15 # estraggo ultima cifra
    addi t4,t4,48 # aggiungo cod.ASCII '0'
    slti t5,t4,58 # cod. <0x3A
    bne t5,zero,avl1 # cifra da 0 a 9 vai avl1
    addi t4,t4,7 # caso di cifra > 9
avl1: sb t4,0(a0) # *q = cod. HEX
    addi a0,a0,-1 # q--
    srai t2,t2,4 # sposta di 1 cifra HEX
    bne t2,zero,13

    li t5,'x'
    sb t5,0(a0) # *q='x'
    addi a0,a0,-1 # q--
    li t5,'0'
    sb t5,0(a0) # *q='x'
    ret
```



ESERCIZIO 2

Sia X il generico riferimento, A=associativita', B=dimensione del blocco, C=capacita' della cache. Si ricava S=C/B/A=# di set della cache=32/4/2, XM=X/B, XS=XM%S, XT=XM/S.

A=2, B=4, C=32, RP=LRU, Thit=4, Tpen=40, 21 references:

===	T	X	XM	XT	XS	XB	H	[SET]:USAGE	[SET]:MODIF	[SET]:TAG
===	R	123	30	7	2	3	0	[2]:1,0	[2]:0,0	[2]:7,-
===	W	639	159	39	3	3	0	[3]:1,0	[3]:0,0	[3]:39,-
===	R	327	81	20	1	3	0	[1]:1,0	[1]:0,0	[1]:20,-
===	W	679	169	42	1	3	0	[1]:0,1	[1]:0,0	[1]:20,42
===	R	878	219	54	3	2	0	[3]:0,1	[3]:0,0	[3]:39,54
===	W	639	159	39	3	3	1	[3]:1,0	[3]:1,0	[3]:39,54
===	R	133	33	8	1	1	0	[1]:1,0	[1]:0,0	[1]:8,42
===	W	654	163	40	3	2	0	[3]:0,1	[3]:1,0	[3]:39,40
===	R	125	31	7	3	1	0	[3]:1,0	[3]:0,0	[3]:7,40
===	W	454	113	28	1	2	0	[1]:0,1	[1]:0,0	[1]:8,28
===	R	122	30	7	2	2	1	[2]:1,0	[2]:0,0	[2]:7,-
===	W	654	163	40	3	2	1	[3]:0,1	[3]:0,1	[3]:7,40
===	R	939	234	58	2	3	0	[2]:0,1	[2]:0,0	[2]:7,58
===	W	626	156	39	0	2	0	[0]:1,0	[0]:0,0	[0]:39,-
===	R	954	238	59	2	2	0	[2]:1,0	[2]:0,0	[2]:59,58
===	W	724	181	45	1	0	0	[1]:1,0	[1]:0,0	[1]:45,28
===	R	254	63	15	3	2	0	[3]:1,0	[3]:0,1	[3]:15,40
===	W	829	207	51	3	1	0	[3]:0,1	[3]:0,0	[3]:15,51
===	R	154	38	9	2	2	0	[2]:0,1	[2]:0,0	[2]:59,9
===	W	828	207	51	3	0	1	[3]:0,1	[3]:0,1	[3]:15,51
===	R	194	48	12	0	2	0	[0]:0,1	[0]:0,0	[0]:39,12

LISTA BLOCCHI USCENTI:


(out: XM=81 XT=20 XS=1)
(out: XM=219 XT=54 XS=3)
(out: XM=159 XT=39 XS=3)
(out: XM=169 XT=42 XS=1)
(out: XM=30 XT=7 XS=2)
(out: XM=33 XT=8 XS=1)
(out: XM=31 XT=7 XS=3)
(out: XM=163 XT=40 XS=3)
(out: XM=234 XT=58 XS=2)

CONTENUTI dei SET al termine

P1 Nmiss=17 Nhit=4 Nref=21 mrate=0.809524 AMAT=th+mrate*tpen=36.381

ESERCIZIO 3

DRAM: Organizzazione fisica di memoria a 16 Mbit




- I 24 bit che compongono l'indirizzo vengono inviati in due gruppi di 12 bit ciascuno e memorizzando i 12 bit più significativi ad es. nei ROW_LATCHES e i 12 meno significative nei COL_LATCHES
 - In ogni caso i 24 bit non possono essere utilizzati simultaneamente, in quanto a causa della struttura compatta della cella DRAM deve innanzitutto essere letta una intera riga della matrice 4096x4096 e bufferizzata nel ROW_BUFFER
 - In una fase successiva si possono usare i bit del COL_LATCHES per selezionare il singolo bit all'interno della riga di 4096 bit bufferizzata
 - Una volta selezionato un bit questo può essere letto dirigendolo sull'uscita DQ attraverso opportuna selezione dei tristate buffer (DATA_IN, DATA_OUT)
- L'operazione di lettura si svolge in modo analogo ma andando preventivamente a scrivere nel ROW_BUFFER il bit di interesse e poi riscrivendo l'intera riga letta all'interno della matrice di bit.

SOLUZIONE

ESERCIZIO 4

In corrispondenza del pattern $X_{t-2}, X_{t-1}, X_t = 1,1,0$ oppure $1,0,1$ ottengo $\rightarrow Z_{t+1} = 1$;
 (ricordare che e' richiesto Mealy Ritardato).



Codice Verilog del modulo da realizzare (possibile soluzione con Mealy Ritardato):

```

module XXX(X,z,clock,reset_);
    input X;
    input clock,reset_;
    output z;
    reg[1:0] STAR; reg OUTR;
    parameter S0=0,S1=1,S2=2,S3=3;

    always @(reset_==0)#1 begin STAR<=0; end
    assign z=OUTR;

    always @(posedge clock) if(reset_==1) #3
    casex(STAR)
        S0: begin STAR<=(X==1)?S1:S0; OUTR<=0; end
        S1: begin STAR<=(X==1)?S2:S3; OUTR<=0; end
        S2: begin STAR<=(X==1)?S2:S0; OUTR<=(X==1)?0:1; end
        S3: begin STAR<=(X==1)?S0:S0; OUTR<=(X==1)?1:0; end
    endcase
endmodule
    
```

Diagramma di Temporizzazione:

