

**DA RESTITUIRE INSIEME AGLI ELABORATI e A TUTTI I FOGLI**  
**→ NON USARE FOGLI NON TIMBRATI**  
**→ ANDARE IN BAGNO PRIMA DELL'INIZIO DELLA PROVA**  
**→ NO FOGLI PERSONALI, NO TELEFONI, SMARTPHONE/WATCH, ETC**

MATRICOLA \_\_\_\_\_

COGNOME \_\_\_\_\_

NOME \_\_\_\_\_

NOTA: dovrà essere consegnato l'elaborato dell'es.1 come file &lt;COGNOME&gt;.s e quelli dell'es. 4 come files &lt;COGNOME&gt;.v e &lt;COGNOME&gt;.png

- 1) [11/30] Trovare il codice assembly RISC-V corrispondente al seguente micro-benchmark (**utilizzando solo e unicamente istruzioni dalla tabella sottostante**), rispettando le convenzioni di uso dei registri dell'assembly (riportate qua sotto, per riferimento).

```
typedef struct node {
    struct node *next;
    int vertex;
} node;
int vi[10]={0,0,0,0,1,2,3,4,5,6};
int vj[10]={1,2,3,4,5,5,6,6,7,7};
int visited[8];
node *G[8];

void DFS(int i) {
    node *p;
    p=G[i]; visited[i]=1;
    print_int(i); print_string(" ");
    while(p!=NULL) {
        i=p->vertex;
        if(!visited[i]) DFS(i);
        p=p->next;
    }
}
```

Nota: 'int' è un intero a 64 bit.

```
void insert(int vi,int vj) {
    node *p,*q;
    q=(node*)sbrk(sizeof(node));
    q->vertex=vj;
    q->next=NULL;
    if(G[vi]==NULL)
        G[vi]=q;
    else {
        p=G[vi];
        while(p->next!=NULL) p=p->next;
        p->next=q;
    }
}

int main() {
    for(int i=0;i<10;i++) insert(vi[i],vj[i]);
    DFS(0);
    exit(0);
}
```

v210622

**RISCV Instructions (RV64IMFD)**

Instruction coding (hexadecimal)	Instruction	Example	Register operation	Meaning
33+0/00/3b+0+00	<b>add</b>	add/addw <b>x5,x6,x7</b>	$x5 \leftarrow x6 + x7$	Add two operands; exception possible (addw**)
33+0/20/3b+0+20	<b>subtract</b>	sub/subw <b>x5,x6,x7</b>	$x5 \leftarrow x6 - x7$	Subtracts two operands; exception possible (subw**)
13+0+imm/1b+0+imm	<b>add immediate</b>	addi/addiw <b>x5,x6,100</b>	$x5 \leftarrow x6 + 100$	Add a constant; exception possible (addiw**)
33+0+01/3b+0+01	<b>multiply</b>	mul/mulw <b>x5,x6,x7</b>	$x5 \leftarrow x6 * x7$	(signed/word) Lower 64 bits of 128-bits product (mulw**)
33+0+01/3b+4+01	<b>multiply high</b>	mulh <b>x5,x6,x7</b>	$x5 \leftarrow x6 * x7$	Higher 64bits of 128-bits product
33+4+01/3b+4+01	<b>division</b>	div/divw <b>x5,x6,x7</b>	$x5 \leftarrow x6/x7$	(signed/word) division (divw**)
33+6+01/3b+6+01	<b>reminder</b>	rem/remw <b>x5,x6,x7</b>	$x5 \leftarrow \% x7$	Reminder of the division (remw**)
33+2+0/33+3+0	<b>set on less than</b>	slt/sltu <b>x5,x6,x7</b>	$\text{if}(x6 < x7) x5 \leftarrow 1; \text{else } x5 \leftarrow 0$	(signed/unsigned) compare x6 and x7 (less than )
13+2+imm/13+3+imm	<b>set on less than immediate</b>	slti/sltiu <b>x5,x6,100</b>	$\text{if}(x6 < 100) x5 \leftarrow 1; \text{else } x5 \leftarrow 0$	(signed/unsigned) compare x6 and 100 (less than )
33+7+0/33+6+0/33+4+0	<b>and / or / xor</b>	and/or/xor <b>x5,x6,x7</b>	$x5 \leftarrow x6 \& x7 / x6 \oplus x7 / x6 \wedge x7$	Logical AND/OR/XOR
13+7+imm/13+6+imm/13+4+imm	<b>and / or / xor immediate</b>	andi/ori/xori <b>x5,x6,100</b>	$x5 \leftarrow x6 \& 100 / x6/100 / x6^100$	Logical AND/OR/XOR register, constant
33+1+0/3b+1+0	<b>shift left logical</b>	sll/sllw <b>x5,x6,x7</b>	$x5 \leftarrow x6 << x7$	Shift left by register (sllw**)
13+1+imm/1b+1+imm	<b>shift left logical immediate</b>	slli/slliw <b>x5,x6,10</b>	$x5 \leftarrow x6 << 10$	Shift left by the immediate value (slliw**)
33+5+0/3b+5+0	<b>shift right logical</b>	srl/srlw <b>x5,x6,x7</b>	$x5 \leftarrow x6 >> x7$	Shift right by register (srlw**)
13+5+imm/1b+5+imm	<b>shift right logical immediate</b>	srlis/srliw <b>x5,x6,10</b>	$x5 \leftarrow x6 >> 10$	Shift right by immediate value (srliw**)
33+5+20/3b+5+20	<b>shift right arithmetic</b>	sra/sraw <b>x5,x6,x7</b>	$x5 \leftarrow x6 >> x7 \text{ (arith.)}$	Shift right by register (sign is preserved) (sraw**)
13+5+imm/1b+5+imm	<b>shift right arithmetic immediate</b>	srai/sraiw <b>x5,x6,10</b>	$x5 \leftarrow x6 >> 10 \text{ (arith.)}$	Shift right by immediate value (sraiw**)
03+3+imm/03+2+imm/03+0+imm	<b>load dword / word / byte</b>	ld/lw/lb <b>x5,100(x6)</b>	$x5 \leftarrow \text{MEM}[x6+100]$	Data from memory to register
03+6+imm/03+4+imm	<b>load word / byte unsigned</b>	lw/lbu <b>x5,100(x6)</b>	$x5 \leftarrow \text{MEM}[x6+100]$	Data from mem. To reg; no sign extension (lwu**)
23+3+imm/23+2+imm/23+0+imm	<b>store dword / word / byte</b>	sd/sw/sw <b>x5,100(x6)</b>	$\text{MEM}[x6+100] \leftarrow x5$	Data from register to memory (sw**)
37+imm[31:12] (no funct3)	<b>load upper immediate</b>	lui <b>x5,0x12345</b>	$x5 \leftarrow 0x1234^5000$	Load most significant 20 bits
PSEUDOINSTRUCTION	<b>load address</b>	la <b>x5,var</b>	$x5 \leftarrow \&\text{var}$ (PSEUDO INST.) load address of 'var' in x5	REAL: lui x5,H20(&var); ori x5, L12(&var) INST. (H20=high 20 bit of &var; L12=low 12 bits of &var)
6f+imm[31:12] (rd=0, 63+0+imm[11:0] (rs1=rs2=0))	<b>jump/branch</b>	j/b <b>label</b>	PC+=off (off=PC-&label) (PS.INST.)	REAL INST.: jal x0,offset@eq x0,0,offset
6f+0+imm[31:12] (rd=1,no funct3)	<b>jump and link (offset)</b>	jal <b>label</b>	x1<(PC+4);PC+=offset (PS. INST.)	REAL INST.: jal x1,offset (offset=PC-&label)
67+0+imm (rd=0, rs1=1)	<b>return from procedure</b>	ret	PC<x1 (PSEUDO INST.)	REAL INST.: jalr x0,0(x1)
67+0+imm	<b>jump and link register</b>	jalr <b>x1, 100(x5)</b>	x1 <(PC+4);PC=x5-100	Procedure return; indirect call
63+0+(imm/2)/63+1+(imm/2)	<b>branch on equal / not-equal</b>	beq/bne <b>x5,x6,100</b>	if(x5 ==/!= x6) PC=PC+100	Equal / Not-equal test PC relative branch
73+0+0 (rs1=0,rs2=0,rd=0)	<b>ecall</b>	sepc<PC;PC=>STVEC; save PL/IE; PL=1; IE=0	Call OS (service number in a7); PL= privilege lev; IE=int.en.	
73+0+8 (rs1=0,rs2=2,rd=0)	<b>sret</b>	PC<SEPC; restore PL/IE	Exit supervisor mode; PL= privilege lev; IE=int.en.	
PSEUDOINSTRUCTION	<b>move</b>	mv <b>x5,x6</b>	$x5 \leftarrow x6$ (PSEUDO INST.)	REAL INST.: add x5,x0,x6
PSEUDOINSTRUCTION	<b>load immediate</b>	li <b>x5,100</b>	$x5 \leftarrow 100$ (PSEUDO INST.)	REAL INST.: addi x5,x0,100
PSEUDOINSTRUCTION	<b>no operation (nop)</b>	nop	do nothing (PSEUDO INST.)	REAL INST.: addi x0,x0,0
53+0+[0,1]/53+0+[4,5]	<b>floating point add/sub</b>	fadd/fsub. {s,d} <b>f0,f1,f2</b>	$f0 \leftarrow f1+f2 / f0 \leftarrow f1-f2$	Single or double precision add / subtract
53+0+[8,9]/53+0+[c,d]	<b>floating point multiplication/division</b>	fmul/fdiv. {s,d} <b>f0,f1,f2</b>	$f0 \leftarrow f1*f2 / f0 \leftarrow f1/f2$	Single or double precision multiplication / division
PSEUDOINSTRUCTION	<b>floating point move between f-reg</b>	fmv. {s,d} <b>f0,f1</b>	$f0 \leftarrow f1$ (PSEUDO INST.)	REAL INST.: fsgnj. {s,d} f0,f1,f1
PSEUDOINSTRUCTION	<b>floating point negate</b>	fneg. {s,d} <b>f0,f1</b>	$f0 \leftarrow -f1$ (PSEUDO INST.)	REAL INST.: fsgnjn. {s,d} f0,f1,f1
PSEUDOINSTRUCTION	<b>floating point absolute value</b>	fabs. {s,d} <b>f0,f1</b>	$f0 \leftarrow  f1 $ (PSEUDO INST.)	REAL INST.: fsgnjx. {s,d} f0,f1,f1
53+0/1/2/(50,51)	<b>floating point compare</b>	fle/flt/feq. {s,d} <b>x5,f0,f1</b>	$x5 \leftarrow (f0 < f1)$	Single and double: compare f0 and f1 <=,<,==
53+0+[70,71] (rs2=0)	<b>move between x (integer) and f reg</b>	fmv.x. {s,d} <b>x5,f0</b>	$x5 \leftarrow f0$ (no conversion)	Copy (no conversion)
53+0+[78,79] (rs2=0)	<b>move between f and x reg</b>	fmv. {s,d} .x <b>f0,x5</b>	$f0 \leftarrow x5$ (no conversion)	Copy (no conversion)
7+2+imm/27+2+imm	<b>load/store floating point (32bit)</b>	flw/fsw <b>f0,0(x5)</b>	$f0 \leftarrow \text{MEM}[x5] / \text{MEM}[x5] \leftarrow f0$	Data from FP register to memory
7+3+imm/27+3+imm	<b>load/store floating point (64bit)</b>	fld/fsd <b>f0,0,0(x5)</b>	$f0 \leftarrow \text{MEM}[x5] / \text{MEM}[x5] \leftarrow f0$	Data from FP register to memory
53+7+21(rs2=0)/53+7+20(rs2=0)	<b>convert to/from double from/to single</b>	fcvt.d.s./fcvt.s.d <b>f0,f1</b>	$f0 \leftarrow (\text{double})f1 / f0 \leftarrow (\text{single})f1$	Type conversion
53+7+[60,61] (rs2=0)	<b>convert to integer from {single,double}</b>	fcvt.w. {s,d} <b>x5,f0</b>	$x5 \leftarrow (\text{int})f0$	Type conversion
53+7+[68,69] (rs2=0)	<b>convert to {single,double} from integer</b>	fcvt. {s,d}.w <b>f0,x5</b>	$f0 \leftarrow (\text{single,double})x5$	Type conversion
53+0+[2c,2d] (rs2=0)	<b>square root</b>	fsqrt. {s,d} <b>f0,f1</b>	$f0 \leftarrow \text{square root of } f1$	Single or double square root
53+0/1/2/[10,11]	<b>sign injection</b>	fsgnj/jn/jx. {s,d} <b>f0,f1,f2</b>	$f0 \leftarrow \text{sgn}(f2)f1 / \text{sgn}(f2)f1 / \text{sgn}(f2)f1$	Extract the mantissa and exp. from f1 and sign from f2

**Register Usage**


Register	ABI Name	Usage	Register	ABI Name	Usage	Register	ABI Name	Usage
x10-x11	a0-a1	arguments and results	x0	zero	The constant value 0	f10-f11	fa0-fa1	Argument and Return values
x18-x27	s1, s2-s11	Saved	x8, x2	s0/fp, sp	frame pointer, stack pointer	f8-f9, f18-f27	fs0-fs1, fs2-fs11	Saved registers
x5-, x28-x31	t0-t2, t3-t6	Temporaries	x1, x3	ra, gp	return address, global pointer	f0-f7, f28-f31	ft0-ft7, ft8-ft11	Temporaries registers
x12-x17	a2-a7	Arguments	x4	tp	thread pointer	f12-17	fa2-fa7	Function arguments

**System calls**

Service Name	Serv.No.(a7)	INPUT Arguments	OUTPUT Args	Service Name	Serv.No.(a7)	INPUT Arguments	OUTPUT Arguments
print int	1	a0=integer to print	---	read float	6	---	fa0=float
print float	2	fa0=float to print	---	read double	7	---	fa0=double
print double	3	fa0=double to print	---	read string	8	a0=address of input buffer, a1=max chars to read	---
print string	4	a0=address of ASCIIIZ string to print	---	sbrk	9	a0=Number of bytes to be allocated	a0=pointer to allocated memory
read int	5	---	a0=integer	exit	10	---	---

- 2) [5/30] Si consideri una cache di dimensione 32B e a 2 vie di tipo write-back/write-non-allocate. La dimensione del blocco e' 4 byte, il tempo di accesso alla cache e' 4 ns e la penalita' in caso di miss e' pari a 40 ns, la politica di rimpiazzamento e' LRU. Il processore effettua i seguenti accessi in cache, ad indirizzi al byte: 27, 13, 63, 11, 40, 61, 15, 124, 822, 141, 16, 113, 16, 23, 91, 216, 31, 210, 11, 18, 31, 21. Tali accessi sono alternativamente letture e scritture. Per la sequenza data, ricavare il tempo medio di accesso alla cache, riportare i tag contenuti in cache al termine, i bit di modifica (se presenti) e la lista dei blocchi (ovvero il loro indirizzo) via via eliminati durante il rimpiazzamento ed inoltre in corrispondenza di quale riferimento il blocco e' eliminato.
- 3) [5/30] Disegnare il diagramma di handshake asincrono in lettura indicando i segnali di indirizzamento (A), dati (D), lettura/scrittura (R/W), richiesta (REQ) e approvazione (ACK) e spiegare in dettaglio i sei istanti rilevanti di tale diagramma (cosa accade, quali sono i prerequisiti).
- 4) [9/30] Descrivere e sintetizzare in Verilog una rete sequenziale utilizzando il modello di Mealy con un ingresso X su un bit e una uscita Z su un bit che funziona nel seguente modo: devono essere riconosciute le sequenze non-interallacciate 1,1,0 e 1,0,1; l'uscita Z va a 1 (per 1 ciclo di clock) se è presente una delle due sequenze. Gli stimoli di ingresso sono dati dal seguente modulo Verilog Testbench.

**Tracciare il diagramma di temporizzazione** [4/9 punti] come verifica della correttezza dell'unità. Nota: si puo' svolgere l'esercizio su carta oppure con ausilio del simulatore salvando una copia dell'output (diagramma temporale) e del programma Verilog su USB-drive del docente. Modello del diagramma temporale da tracciare:



```
module TopLevel;
reg reset_=initial reset_=0; #22 reset_=1; #300; $stop; end
reg clock ;initial clock=0; always #5 clock <=(!clock);
reg X;
wire Z;
wire [2:0] STAR=Xxx.STAR;
initial begin X=0;
wait(reset_==1); #5
@(posedge clock); X<=0; @(posedge clock); X<=0; @(posedge clock); X<=1; @(posedge clock); X<=1;
@(posedge clock); X<=0; @(posedge clock); X<=1; @(posedge clock); X<=0; @(posedge clock); X<=1;
@(posedge clock); X<=0; @(posedge clock); X<=0; @(posedge clock); X<=1; @(posedge clock); X<=0;
@(posedge clock); X<=1; @(posedge clock); X<=1; @(posedge clock); X<=1; @(posedge clock); X<=0;
@(posedge clock); X<=0; @(posedge clock); X<=0; @(posedge clock); X<=0; @(posedge clock); X<=0;
$finish;
end
XXX Xxx(X,Z,clock,reset_);
endmodule
```