

DA RESTITUIRE INSIEME AGLI ELABORATI e A TUTTI I FOGLI

→ NON USARE FOGLI NON TIMBRATI

→ ANDARE IN BAGNO PRIMA DELL'INIZIO DELLA PROVA

→ NO FOGLI PERSONALI, NO TELEFONI, SMARTPHONE/WATCH, ETC

MATRICOLA _____

COGNOME _____

NOME _____

NOTA: dovrà essere consegnato l'elaborato dell'es.1 come file <COGNOME>.s e quelli dell'es. 4 come files <COGNOME>.v e <COGNOME>.png

- 1) [12/30] Trovare il codice assembly RISC-V corrispondente al seguente micro-benchmark (**utilizzando solo e unicamente istruzioni dalla tabella sottostante**), rispettando le convenzioni di uso dei registri dell'assembly (riportate qua sotto, per riferimento).

```
double a[3][3] = {11, 1, 2, 3, 12, 4, 1, 2, 13};
double x[3][3], y[3][3];

double sqr(double x) {
    return(x*x);
}

double sign(double x) {
    if (x<0.0) return(-1);
    if (x==0.0) return(0);
    else return(1);
}

int main () {
    genqr(a,x,y,3);
    print_double(y[2][2]);
}
```

```
void genqr(double a[][3], double q[][3], double r[][3], int s) {
    int i, j, k; double c;
    for(i=0;i<s;++i) {
        c=0.0; for(k=0;k<s;++k) c=c+sqr(a[k][i]);
        c=sqrt(c);
        r[i][i] = c;
        for(k=0;k<s;++k) q[k][i]=a[k][i]/c;

        for(j=0;j<i;++j) r[i][j] = 0.0;
        for(j=i+1;j<s;++j) {
            c = 0.0; for(k=0;k<s;++k) c += q[k][i]*a[k][j];
            r[i][j] = c;
            for(k=0;k<s;++k) a[k][j] -= c * q[k][i];
        }
    }
}
```

RISCV Instructions (RV64IMFD)

v210622

Instruction coding (hexadecimal)	Instruction	Example	Register operation	Meaning
33+0+00/3b+0+00	add	add/addw x5,x6,x7	x5 ← x6 + x7	Add two operands; exception possible (addw**)
33+0+20/3b+0+20	subtract	sub/subw x5,x6,x7	x5 ← x6 - x7	Subtracts two operands; exception possible (subw**)
13+0+imm/1b+0+imm	add immediate	addi/addiw x5,x6,100	x5 ← x6 + 100	Add a constant ; exception possible (addiw**)
33+0+01/3b+0+01	multiply	mul/mulw x5,x6,x7	x5 ← x6 * x7	(signed/word) Lower 64 bits of 128-bits product (mulw**)
33+0+01/3b+0+01	multiply high	mulh x5,x6,x7	x5 ← x6 * x7	Higher 64bits of 128-bits product
33+4+01/3b+4+01	division	div/divw x5,x6,x7	x5 ← x6/x7	(signed/word) division (divw**)
33+6+01/3b+6+01	reminder	rem/remw x5,x6,x7	x5 ← x6 % x7	Reminder of the division (remw**)
33+2+0/33+3+0	set on less than	slt/sltu x5,x6,x7	if (x6 < x7) x5 ← 1; else x5 ← 0	(signed/unsigned) compare x6 and x7 (less than)
13+2+imm/13+3+imm	set on less than immediate	slti/sltiu x5,x6,100	if (x6 < 100) x5 ← 1; else x5 ← 0	(signed/unsigned) compare x6 and 100 (less than)
33+7+0/33+6+0/33+4+0	and / or / xor	and/or/xor x5,x6,x7	x5 ← x6&x7 / x6 x7 / x6^x7	Logical AND/OR/XOR
13+7+imm/13+6+imm/13+4+imm	and / or / xor immediate	andi/ori/xori x5,x6,100	x5 ← x6&100 / x6 100 / x6^100	Logical AND/OR/XOR register, constant
33+1+0/3b+1+0	shift left logical	sll/sllw x5,x6,x7	x5 ← x6 << x7	Shift left by register (sllw**)
13+1+imm/1b+1+imm	shift left logical immediate	slli/slliw x5,x6,10	x5 ← x6 << 10	Shift left by the immediate value (slliw**)
33+5+0/3b+5+0	shift right logical	srl/srlw x5,x6,x7	x5 ← x6 >> x7	Shift right by register (srlw**)
13+5+imm/1b+5+imm	shift right logical immediate	srlis/srliw x5,x6,10	x5 ← x6 >> 10	Shift right by immediate value (srliw**)
33+5+20/3b+5+20	shift right arithmetic	srar/sraw x5,x6,x7	x5 ← x6 >> x7 (arith.)	Shift right by register (sign is preserved) (srar**)
13+5+imm/1b+5+imm	shift right arithmetic immediate	srais/sraiw x5,x6,10	x5 ← x6 >> 10 (arith.)	Shift right by immediate value (sraiw**)
03+3+imm/03+2+imm/03+0+imm	load dword / word / byte	ld/lw/lb x5,100(x6)	x5 ← MEM[x6+100]	Data from memory to register
03+6+imm/03+4+imm	load word / byte unsigned	lwu/bu x5,100(x6)	x5 ← MEM[x6+100]	Data from mem. To reg.; no sign extension (lwu**)
23+3+imm/23+2+imm/23+0+imm	store dword / word / byte	sd/sw/sb x5,100(x6)	MEM[x6+100] ← x5	Data from register to memory (sw**)
37+imm[31:12] (no funct3)	load upper immediate	lui x5,0x12345	x5 ← 0x1234'5000	Load most significant 20 bits
PSEUDOINSTRUCTION	load address	la x5,var	x5 & var (PSEUDO INST.)	REAL INST.: lui x5,H20(&var);ori x5, L12(&var) INST. (H20=high 20 bit of &var; L12=low 12 bits of &var)
6f+imm[31:12](rd=0)	jump/branch	j/b label	PC+=off (off=PC-&label) (PS.INST.)	REAL INST.: jal x0,offset/beq x0,x0,offset
63+0+imm[11:0](rs1=rs2=0)	jump and link (offset)	jal label	x1<(PC+4);PC+=offset (PS. INST.)	REAL INST.: jal x1,offset (offset=PC-&label)
67+0+imm (rd=0,rs1=1)	return from procedure	ret	PC←x1 (PSEUDO INST.)	REAL INST.: jalr x0,0(x1)
67+0+imm	jump and link register	jalr x1, 100(x5)	x1 <(PC+4);PC=x5+100	Procedure return; indirect call
63+0+(imm/2)/63+1+(imm/2)	branch on equal / not-equal	beq/bne x5,x6,100	if (x5 == != x6) PC=PC+100	Equal / Not-equal test PC relative branch
73+0+0 (rs1=0,rs2=0,rd=0)	ecall	sepc<PC;pc->stvec;save pl/ie;pl=1;ie=0	Call OS (service number in a7); PL= privilege lev; IE=int.en.	
73+0+0 (rs1=0,rs2=2,rd=0)	sret	pc<-sepc; restore pl/ie	Exit supervisor mode; PL= privilege lev; IE=int.en.	
PSEUDOINSTRUCTION	move	mv x5,x6	x5 ← x6 (PSEUDO INST.)	REAL INST.: add x5,x0,x6
PSEUDOINSTRUCTION	load immediate	li x5,100	x5 ← 100 (PSEUDO INST.)	REAL INST.: addi x5,x0,100
PSEUDOINSTRUCTION	no operation (nop)	nop	do nothing (PSEUDO INST.)	REAL INST.: addi x0,x0,0
53+0+(0,1)/53+0+(4,5)	floating point add/sub	fadd/fsub.(s,d) f0,f1,f2	f0←f1+f2 / f0←f1-f2	Single or double precision add / subtract
53+0+(8,9)/53+0+(c,d)	floating point multiplication/division	fmul/fdiv.(s,d) f0,f1,f2	f0←f1*f2 / f0←f1/f2	Single or double precision multiplication / division
PSEUDOINSTRUCTION	floating point move between f-reg	fmv.(s,d) f0,f1	f0<-f1 (PSEUDO INST.)	REAL INST.: fsgnj.(s,d) f0,f1,f1
PSEUDOINSTRUCTION	floating point negate	fneg.(s,d) f0,f1	f0←-f1 (PSEUDO INST.)	REAL INST.: fsgnjn.(s,d) f0,f1,f1
PSEUDOINSTRUCTION	floating point absolute value	fabs.(s,d) f0,f1	f0< f1 (PSEUDO INST.)	REAL INST.: fsgnjx.(s,d) f0,f1,f1
53+0/1/2+(50,51)	floating point compare	fle/flt/feq.(s,d) x5,f0,f1	x5<(f0<f1)	Single and double: compare f0 and f1 <,<=
53+0+(70,71) (rs2=0)	move between x (integer) and f regs	fmv.x.(s,d) x5,f0	x5←f0 (no conversion)	Copy (no conversion)
53+0+(78,79) (rs2=0)	move between f and x regs	fmv.(s,d).x x0,x5	f0<=x5 (no conversion)	Copy (no conversion)
7+2+imm/27+2+imm	load/store floating point (32bit)	flw/fsw f0,0(x5)	f0<-MEM[x5] / MEM[x5]←f0	Data from FP register to memory
7+3+imm/27+3+imm	load/store floating point (64bit)	fld/fsd f0,0(x5)	f0<-MEM[x5] / MEM[x5]←f0	Data from FP register to memory
53+7+21(rs2=0)/53+7+20(rs2=0)	convert to/from double from/to single	fcvt.d.s/fcvt.s.d f0,f1	f0<(double)f1 / f0<(single)f1	Type conversion
53+7+(60,61) (rs2=0)	convert to integer from {single,double}	fcvt.w.(s,d) x5,f0	x5<(int)f0	Type conversion
53+7+(68,69) (rs2=0)	convert to {single,double} from integer	fcvt.(s,d).w f0,x5	f0<({single,double})x5	Type conversion
53+0+(2c,2d) (rs2=0)	square root	fsqrt.(s,d) f0,f1	f0← square root of f1	Single or double square root
53+0/1/2+(10,11)	sign injection	fsgnj/jn/jx.(s,d) f0,f1,f2	f0<sgn(f2)f1/-sgn(f2)f1 / sgn(f2)f1	Extract the mantissa and exp. from f1 and sign from f2

Register Usage

Register	ABI Name	Usage
x10-x11	a0-a1	arguments and results
x9, x18-x27	s1, s2-s11	Saved
x5-7, x28-x31	t0-t2, t3-t6	Temporaries
x12-x17	a2-a7	Arguments

Register	ABI Name	Usage
x0	zero	The constant value 0
x8, x2	s0/fp, sp	frame pointer, stack pointer
x1, x3	ra, gp	return address, global pointer
x4	tp	thread pointer

Register	ABI Name	Usage
f0-f11	fa0-fa1	Argument and Return values
f8-f9, f18-f27	fs0-fs1, fs2-fs11	Saved registers
f0-f7, f28-f31	ft0-ft7, ft8-ft11	Temporaries registers
f12-17	fa2-fa7	Function arguments


System calls

Service Name	Serv.No.(a7)	INPUT Arguments	OUTPUT Args
print int	1	a0=integer to print	---
print float	2	fa0=float to print	---
print_double	3	fa0=double to print	---
print_string	4	a0=address of ASCIIIZ string to print	---
read_int	5	---	a0=integer

Service Name	Serv.No.(a7)	INPUT Arguments	OUTPUT Arguments
read float	6	---	fa0=float
read double	7	---	fa0=double
read string	8	a0=address of input buffer, a1=max chars to read	---
sbrk	9	a0=Number of bytes to be allocated	a0=pointer to allocated memory
exit	10	---	---

- 2) [4/30] Si consideri una cache di dimensione 128B e a 2 vie di tipo write-back/write-non-allocate. La dimensione del blocco e' 8 byte, il tempo di accesso alla cache e' 4 ns e la penalita' in caso di miss e' pari a 40 ns, la politica di rimpiazzamento e' LRU. Il processore effettua i seguenti accessi in cache, ad indirizzi al byte: 277, 1263, 323, 2281, 400, 3321, 275, 1284, 2182, 3201, 4176, 8173, 2176, 9183, 8251, 4176, 2201, 3180, 5171, 7178. Tali accessi sono alternativamente letture e scritture. Per la sequenza data, ricavare il tempo medio di accesso alla cache, riportare i tag contenuti in cache al termine, i bit di modifica (se presenti) e la lista dei blocchi (ovvero il loro indirizzo) via via eliminati durante il rimpiazzamento ed inoltre in corrispondenza di quale riferimento il blocco e' eliminato.
- 3) [6/30] Disegnare lo schema del datapath del processore RISC-V elementare evidenziando i principali blocchi architetturali, i nomi e le ampiezze in termini di bit dei segnali di ingresso e di uscita di ciascun blocco e degli 6 segnali di controllo. Per i segnali di controllo indicare lo scopo di ciascuno di essi, ricordano che uno di essi è di ampiezza 3-bit.
- 4) [8/30] Descrivere e sintetizzare in Verilog una rete sequenziale utilizzando il modello di Moore in cui l'uscita valga 1 per un ciclo di clock ogni tre. Gli stimoli di ingresso sono dati dal seguente modulo Verilog Testbench.

Tracciare il diagramma di temporizzazione [4/8 punti] come verifica della correttezza dell'unità. Nota: si puo' svolgere l'esercizio su carta oppure con ausilio del simulatore salvando una copia dell'output (diagramma temporale) e del programma Verilog su USB-drive del docente. Modello del diagramma temporale da tracciare:



```
module Testbench;
  reg reset_; initial begin reset_=0; #7 reset_=1; #300; $stop; end
  reg clock; initial clock=0; always #5 clock<=(!clock);
  wire[1:0] STAR=Xxx.STAR;
  initial begin #200 $finish; end
  XXX Xxx(clock,reset_, out);
endmodule
```