

DA RESTITUIRE INSIEME AGLI ELABORATI e A TUTTI I FOGLI
→ NON USARE FOGLI NON TIMBRATI
→ ANDARE IN BAGNO PRIMA DELL'INIZIO DELLA PROVA
→ NO FOGLI PERSONALI, NO TELEFONI, SMARTPHONE/WATCH, ETC

NOTA: dovrà essere consegnato l'elaborato dell'es.1 come file <COGNOME>.s e quelli dell'es. 4 come files <COGNOME>.v e <COGNOME>.png

- 1) [9/30] Trovare il codice assembly RISC-V corrispondente al seguente micro-benchmark (**utilizzando solo e unicamente istruzioni dalla tabella sottostante**), rispettando le convenzioni di uso dei registri dell'assembly (riportate qua sotto, per riferimento).

```
int a[5] = {12, 23, 34, 45, 56};

int binPacking(int *a, int size, int n) {
    int bincount = 1, i, s = size;
    for (i = 0; i < n; i++) {
        if (s - *(a + i) > 0) {
            s -= *(a + i);
        } else {
            bincount++;
            s = size;
            i--;
        }
    }
    return(bincount);
}

int main() {
    int b = binPacking(a, 70, 5);
    print_int(b);
    exit(0);
}
```

Nota: 'int' è un intero a 64 bit.

RISCV Instructions (RV64IMFD)

v210622

Instruction coding (hexadecimal) opcode+funct3+funct7_imm	Instruction	Example	Register operation	Meaning ** instructions available only in RV64, i.e. 64-bit case)
33+0+00/3b+0+00	add	<code>add/addw x5, x6, x7</code>	$x5 \leftarrow x6 + x7$	Add two operands; exception possible (addw**)
33+0+20/3b+0+20	subtract	<code>sub/subw x5, x6, x7</code>	$x5 \leftarrow x6 - x7$	Subtracts two operands; exception possible (subw**)
13+0+imm/1b+0+imm	add immediate	<code>addi/addiw x5, x6, 100</code>	$x5 \leftarrow x6 + 100$	Add a constant; exception possible (addiw**)
33+0+01/3b+0+01	multiply	<code>mul/mulw x5, x6, x7</code>	$x5 \leftarrow x6 * x7$	(signed/word) Lower 64 bits of 128-bits product (mulw**)
33+0+01/3b+4+01	multiply high	<code>mulh x5, x6, x7</code>	$x5 \leftarrow x6 * x7$	Higher 64bits of 128-bits product
33+4+01/3b+4+01	division	<code>div/divw x5, x6, x7</code>	$x5 \leftarrow x6/x7$	(signed/word) division (divw**)
33+6+01/3b+6+01	reminder	<code>rem/remw x5, x6, x7</code>	$x5 \leftarrow x6 \% x7$	Reminder of the division (remw**)
33+2+0/33+3+0	set on less than	<code>slt/sltu x5, x6, x7</code>	if ($x6 < x7$) $x5 \leftarrow 1$; else $x5 \leftarrow 0$	(signed/unsigned) compare x6 and x7 (less than)
13+2+imm/13+3+imm	set on less than immediate	<code>slti/slти x5, x6, 100</code>	if ($x6 < 100$) $x5 \leftarrow 1$; else $x5 \leftarrow 0$	(signed/unsigned) compare x6 and 100 (less than)
33+7+0/33+6+0/33+4+0	and / or / xor	<code>and/or/xor x5, x6, x7</code>	$x5 \leftarrow x6 \& x7 / x6 \times x7 / x6^x7$	Logical AND/OR/XOR
13+7+imm/13+6+imm/13+4+imm	and / or / xor immediate	<code>andi/ori/xori x5, x6, 100</code>	$x5 \leftarrow x6 \& 100 / x6 \times 100 / x6^100$	Logical AND/OR/XOR register, constant
33+1+0/3b+1+0	shift left logical	<code>sll/sllw x5, x6, x7</code>	$x5 \leftarrow x6 \ll x7$	Shift left by register (sllw**)
13+1+imm/1b+1+imm	shift left logical immediate	<code>slli/slliw x5, x6, 10</code>	$x5 \leftarrow x6 \ll 10$	Shift left by the immediate value (slliw**)
33+5+0/3b+5+0	shift right logical	<code>srl/srlw x5, x6, x7</code>	$x5 \leftarrow x6 \gg x7$	Shift right by register (srlw**)
13+5+imm/1b+5+imm	shift right logical immediate	<code>srlis/rliw x5, x6, 10</code>	$x5 \leftarrow x6 \gg 10$	Shift left by immediate value (srliw**)
33+5+20/3b+5+20	shift right arithmetic	<code>sra/sraw x5, x6, x7</code>	$x5 \leftarrow x6 \gg x7$ (arith.)	Shift right by register (sign is preserved) (sraw**)
13+5+imm/1b+5+imm	shift right arithmetic immediate	<code>srai/sraiw x5, x6, 10</code>	$x5 \leftarrow x6 \gg 10$ (arith.)	Shift right by immediate value (sraiw**)
03+3+imm/03+2+imm/03+0+imm	load dword / word / byte	<code>ld/lw/lb x5, 100(x6)</code>	$x5 \leftarrow \text{MEM}[x6+100]$	Data from memory to register
03+6+imm/03+4+imm	load word / byte unsigned	<code>lwu/bu x5, 100(x6)</code>	$x5 \leftarrow \text{MEM}[x6+100]$	Data from mem. To reg.; no sign extension (lwu**)
23+3+imm/23+2+imm/23+0+imm	store dword / word / byte	<code>sd/sw/swb x5, 100(x6)</code>	$\text{MEM}[x6+100] \leftarrow x5$	Data from register to memory (sw**)
37+imm [31:12] (no funct3)	load upper immediate	<code>lui x5, 0x12345</code>	$x5 \leftarrow 0x1234'5000$	Load most significant 20 bits
PSEUDOINSTRUCTION	load address	<code>la x5, var</code>	$x5 \leftarrow \&\text{var}$ (PSEUDO INST.) load address of 'var' in x5	REAL: lui x5, H20 (&var); ori x5, L12 (&var) INST. (H20=high 20 bit of &var; L12=low 12 bits of &var)
6f+imm [31:12] (rd=0)	jump/branch	<code>j/b label</code>	PC+=off (off=PC-&label) (PS.INST.)	REAL INST.: jal x0, offset/beq x0, x0, offset
6f+0+imm [31:12] (rd=1,no funct3)	jump and link (offset)	<code>jal label</code>	x1<(PC+4);PC+=offset (PS. INST.)	REAL INST.: jal x1, offset (offset=PC-&label)
67+0+imm (rd=0, rs1=1)	return from procedure	<code>ret</code>	PC<=x1 (PSEUDO INST.)	REAL INST.: jalr x0, 0 (x1)
67+0+imm	jump and link register	<code>jalr x1, 100(x5)</code>	x1 < (PC + 4); PC=X5+100	Procedure return; indirect call
63+0+(imm/2)/63+1+(imm/2)	branch on equal / not-equal	<code>beq/bne x5, x6, 100</code>	if ($x5 = \neq x6$) PC=PC+100	Equal / Not-equal test; PC relative branch
73+0+0 (rs1=0, rs2=0, rd=0)	ecall	<code>ecall</code>	SEPC<PC;PC<-STVEC; save PL/IE; PL=1; IE=0	Call OS (service number in a7); PL= privilege lev; IE=int.en.
73+0+8 (rs1=0, rs2=2, rd=0)	sret	<code>sret</code>	PC<-SEPC; restore PL/IE	Exit supervisor mode; PL= privilege lev; IE=int.en.
PSEUDOINSTRUCTION	move	<code>mv x5, x6</code>	$x5 \leftarrow x6$ (PSEUDO INST.)	REAL INST.: add x5, x0, x6
PSEUDOINSTRUCTION	load immediate	<code>li x5, 100</code>	$x5 \leftarrow 100$ (PSEUDO INST.)	REAL INST.: addi x5, x0, 100
PSEUDOINSTRUCTION	no operation (nop)	<code>nop</code>	do nothing (PSEUDO INST.)	REAL INST.: addi x0, x0, 0
53+0+(0,1)/53+0+(4,5)	floating point add/sub	<code>fadd/fsub.(s,d) f0, f1, f2</code>	f0<=f1+f2 / f0<=f1-f2	Singl or double precision add / subtract
53+0+(8,9)/53+0+(c,d)	floating point multiplication/division	<code>fmul/fdiv.(s,d) f0, f1, f2</code>	f0<=f1*f2 / f0<=f1/f2	Singl or double precision multiplication / division
PSEUDOINSTRUCTION	floating point move between f-reg	<code>fmv.(s,d) f0, f1</code>	f0<=f1 (PSEUDO INST.)	REAL INST.: fsgnj.(s,d) f0, f1, f1
PSEUDOINSTRUCTION	floating point negate	<code>fneg.(s,d) f0, f1</code>	f0<= - (f1) (PSEUDO INST.)	REAL INST.: fsgnjn.(s,d) f0, f1, f1
PSEUDOINSTRUCTION	floating point absolute value	<code>fabs.(s,d) f0, f1</code>	f0<= f1 (PSEUDO INST.)	REAL INST.: fsgnjx.(s,d) f0, f1, f1
53+0+1/2+(50, 51)	floating point compare	<code>fle/flt/feq.(s,d) x5, f0, f1</code>	x5<=f0<=f1	Single and double: compare f0 and f1 <=, <, ==
53+0+(70, 71) (rs2=0)	move between x (integer) and f reg	<code>fmv.x.(s,d) x5, f0, f1</code>	x5<=f0 (no conversion)	Copy (no conversion)
53+0+(78, 79) (rs2=0)	move between f and x reg	<code>fmv.(s,d).x f0, x5</code>	f0<=x5 (no conversion)	Copy (no conversion)
7+2+imm/27+2+imm	load/store floating point (32bit)	<code>f1w/fsw f0, 0(x5)</code>	f0<=MEM[x5] / MEM[x5]<=f0	Data from FP register to memory
7+3+imm/27+3+imm	load/store floating point (64bit)	<code>f1d/fsd f0, 0(x5)</code>	f0<=MEM[x5] / MEM[x5]<=f0	Data from FP register to memory
53+7+21(rs2=0)/53+7+20(rs2=0)	convert to/from double from/to single	<code>fcvt.d.s./fcvt.s.d f0, f1</code>	f0<=double(f1) / f0<=single(f1)	Type conversion
53+7+(60, 61) (rs2=0)	convert to integer from {single,double}	<code>fcvt.w.(s,d) x5, f0, f1</code>	x5<=(int)f0	Type conversion
53+7+(68, 69) (rs2=0)	convert to {single,double} from integer	<code>fcvt.(s,d).w f0, x5</code>	f0<=((single,double))x5	Type conversion
53+0+(2c, 2d) (rs2=0)	square root	<code>fsqrt.(s,d) f0, f1</code>	f0<= square root of f1	Single or double square root
53+0/1/2+(10, 11)	sign injection	<code>fsgnj/jn/jx.(s,d) f0, f1, f2</code>	f0<=sgn(f2)f1 /-sgn(f2) f1 /sgn(f2)f1	Extract the mantissa and exp. from f1 and sign from f2


Register Usage

Register	ABI Name	Usage	Register	ABI Name	Usage
x10-x11	a0-a1	arguments and results	x0	zero	The constant value 0
x9, x18-x27	s1, s2-s11	Saved	x8, x2	st0/fp, sp	frame pointer, stack pointer
x5-7, x28-x31	t0-t2, t3-t6	Temporaries	x1, x3	ra, gp	return address, global pointer
x12-x17	a2-a7	Arguments	x4	tp	thread pointer


System calls

Service Name	Serv.No.(a7)	INPUT Arguments	OUTPUT Args	Service Name	Serv.No.(a7)	INPUT Arguments	OUTPUT Arguments
print_int	1	a0=integer to print	---	read_float	6	---	fa0=float
print_float	2	fa0=float to print	---	read_double	7	---	fa0=double
print_double	3	fa0=double to print	---	read_string	8	a0=address of input buffer, a1=max chars to read	---
print_string	4	a0=address of ASCIIZ string to print	---	sbk	9	a0=Number of bytes to be allocated	a0=pointer to allocated memory
read_int	5	---	a0=integer	exit	10	---	---

- 2) [5/30] Si consideri una cache di dimensione 64B e a 2 vie di tipo write-back/write-non-allocate. La dimensione del blocco e' 8 byte, il tempo di accesso alla cache e' 4 ns e la penalita' in caso di miss e' pari a 40 ns, la politica di rimpiazzamento e' FIFO. Il processore effettua i seguenti accessi in cache, ad indirizzi al byte: 2123, 2339, 2327, 2339, 2328, 2139, 2333, 2354, 2325, 2354, 2322, 2354, 2339, 2126, 2354, 2324, 2554, 2629, 2754, 2828. Tali accessi sono alternativamente letture e scritture. Per la sequenza data, ricavare il tempo medio di accesso alla cache, riportare i tag contenuti in cache al termine, i bit di modifica (se presenti) e la lista dei blocchi (ovvero il loro indirizzo) via via eliminati durante il rimpiazzamento ed inoltre in corrispondenza di quale riferimento il blocco e' eliminato.
- 3) [6/30] Disegnare un possibile schema logico/architetturale del meccanismo di paginazione inversa (nota: dovranno essere esplicitati tutti i blocchi logico/architetturali usando elementi noti visti durante il corso, eccetto il blocco che genera un hash di 20 bit a partire da 52 bit) che riceve in ingresso un indirizzo virtuale a 64 bit, ha una dimensione di pagina pari a 4KiB, uno spazio di indirizzamento fisico a 32 bit.
- 4) [10/30] Descrivere e sintetizzare in Verilog una rete sequenziale utilizzando il modello di Moore i cui ingressi e uscita sono descritti in figura; al suo interno la rete è descritta dal diagramma a stati della stessa figura e conterrà due registri: un contatore CNT che usa interi da 0 a 4 e un registro di uscita REG1. Gli stimoli di ingresso sono dati dal seguente modulo Verilog Testbench.



Tracciare il diagramma di temporizzazione [5/10 punti] come verifica della correttezza dell'unità. Nota: si puo' svolgere l'esercizio su carta oppure con ausilio del simulatore salvando una copia dell'output (diagramma temporale) e del programma Verilog su USB-drive del docente. Modello del diagramma temporale da tracciare:



```
module Testbench;
  reg reset_; initial begin reset_=0; #7 reset_=1; #300 $stop; end
  reg clock; initial clock=0; always #5 clock<=(!clock);
  reg start, stop;
  wire[1:0] STAR=Xxx.STAR;
  wire [2:0] CNT=Xxx.CNT;
  initial begin start<=0; stop<=0; wait(reset_==1);
    #20 start=1; #10 start=0; #100 start=1; #10 start=0; #20 stop=1; #10 stop=0; #50 start=1; #200
    $finish;
  end
  Xxx Xxx(start,stop,clock,reset_, out);
endmodule
```