

**DA RESTITUIRE INSIEME AGLI ELABORATI e A TUTTI I FOGLI**  
**→ NON USARE FOGLI NON TIMBRATI**  
**→ ANDARE IN BAGNO PRIMA DELL'INIZIO DELLA PROVA**  
**→ NO FOGLI PERSONALI, NO TELEFONI, SMARTPHONE/WATCH, ETC**

NOTA: dovrà essere consegnato l'elaborato dell'es.1 come file <COGNOME>.s e quelli dell'es. 4 come files <COGNOME>.v e <COGNOME>.png

- 1) [9/30] Trovare il codice assembly RISC-V corrispondente al seguente micro-benchmark (**utilizzando solo e unicamente istruzioni dalla tabella sottostante**), rispettando le convenzioni di uso dei registri dell'assembly (riportate qua sotto, per riferimento).

```
float picalc(int interv) {
    int i;
    float pi, x, dx, f, sum;

    sum = 0.0;
    dx = 1.0 / (float) interv;
    for (i = 1; i <= interv; i++) {
        x = dx * ((float) (i - 0.5));
        f = 4.0 / (1.0 + x*x);
        sum = sum + f;
    }
    pi = dx*sum;
    return(pi);
}
```

```
int main() {
    float mpi = picalc(1000);
    print_string("PI=");
    print_float(mpi);
    print_string("\n");
    exit(0);
}
```

## RISCV Instructions (RV64IMFD)

v210622

Instruction coding (hexadecimal opcode+funct3+funct7, imm)	Instruction	Example	Register operation	Meaning
33+0+00/3b+0+00	<b>add</b>	add/addw x5,x6,x7	x5 ← x6 + x7	Add two operands; exception possible (addw**)
33+0+20/3b+0+20	<b>subtract</b>	sub/subw x5,x6,x7	x5 ← x6 - x7	Subtracts two operands; exception possible (subw**)
13+0+imm/1b+0+imm	<b>add immediate</b>	addi/addiw x5,x6,100	x5 ← x6 + 100	Add a constant ; exception possible (addiw**)
33+0+01/3b+0+01	<b>multiply</b>	mul/mulw x5,x6,x7	x5 ← x6 * x7	(signed/word) Lower 64 bits of 128-bits product (mulw**)
33+0+01/3b+0+01	<b>multiply high</b>	mulh x5,x6,x7	x5 ← x6 * x7	Higher 64bits of 128-bits product
33+4+01/3b+4+01	<b>division</b>	div/divw x5,x6,x7	x5 ← x6/x7	(signed/word) division (divw**)
33+6+01/3b+6+01	<b>reminder</b>	rem/remw x5,x6,x7	x5 ← x6 % x7	Reminder of the division (remw**)
33+2+0/33+3+0	<b>set on less than</b>	slt/sltu x5,x6,x7	if (x6 < x7) x5 ← 1; else x5 ← 0	(signed/unsigned) compare x6 and x7 (less than )
13+2+imm/13+3+imm	<b>set on less than immediate</b>	slti/sltiu x5,x6,100	if (x6 < 100) x5 ← 1; else x5 ← 0	(signed/unsigned) compare x6 and 100 (less than )
33+7+0/33+6+0/33+4+0	<b>and / or / xor</b>	and/or/xor x5,x6,x7	x5 ← x6&x7 / x6 x7 / x6^x7	Logical AND/OR/XOR
13+7+imm/13+6+imm/13+4+imm	<b>and / or / xor immediate</b>	andi/ori/xori x5,x6,100	x5 ← x6&100 / x6 100 / x6^100	Logical AND/OR/XOR register, constant
33+1+0/3b+1+0	<b>shift left logical</b>	sll/sllw x5,x6,x7	x5 ← x6 << x7	Shift left by register (sllw**)
13+1+imm/1b+1+imm	<b>shift left logical immediate</b>	slli/slliw x5,x6,10	x5 ← x6 << 10	Shift left by the immediate value (slliw**)
33+5+0/3b+5+0	<b>shift right logical</b>	srl/srlw x5,x6,x7	x5 ← x6 >> x7	Shift right by register (srlw**)
13+5+imm/1b+5+imm	<b>shift right logical immediate</b>	srlis/srliw x5,x6,10	x5 ← x6 >> 10	Shift right by immediate value (srliw**)
33+5+20/3b+5+20	<b>shift right arithmetic</b>	sra/sraw x5,x6,x7	x5 ← x6 >> x7 (arith.)	Shift right by register (sign is preserved) (sraw**)
13+5+imm/1b+5+imm	<b>shift right arithmetic immediate</b>	srais/sraiw x5,x6,10	x5 ← x6 >> 10 (arith.)	Shift right by immediate value (sraiw**)
03+3+imm/03+2+imm/03+0+imm	<b>load dword / word / byte</b>	ld/lw/lb x5,100(x6)	x5 ← MEM[x6+100]	Data from memory to register
03+6+imm/03+4+imm	<b>load word / byte unsigned</b>	lwu/bu x5,100(x6)	x5 ← MEM[x6+100]	Data from mem. To reg.; no sign extension (lwu**)
23+3+imm/23+2+imm/23+0+imm	<b>store dword / word / byte</b>	sd/sw/sb x5,100(x6)	MEM[x6+100] ← x5	Data from register to memory (sw**)
37+imm[31:12] (no funct3)	<b>load upper immediate</b>	lui x5,0x12345	x5 ← 0x1234'5000	Load most significant 20 bits
PSEUDOINSTRUCTION	<b>load address</b>	la x5,var	x5 ← &var (PSEUDO INST.)	REAL: lui x5,H20(&var); ori x5, L12(&var) INST. (H20=high 20 bit of &var; L12=low 12 bits of &var)
6f+imm[31:12] (rd=0)	<b>jump/branch</b>	j/b label	PC+=off (off=PC-&label) (PS.INST.)	REAL INST.: jal x0,offset/beq x0,x0,offset
63+0+imm[11:0] (rs1=rs2=0)				
6f+0+imm[31:12] (rd=1,no funct3)	<b>jump and link (offset)</b>	jal label	x1←(PC+4);PC+=offset (PS. INST.)	REAL INST.: jal x1,offset (offset=PC-&label)
67+0+imm (rd=0,rs1=1)	<b>return from procedure</b>	ret	PC←x1 (PSEUDO INST.)	REAL INST.: jalr x0,0(x1)
67+0+imm	<b>jump and link register</b>	jalr x1, 100(x5)	x1 ← (PC + 4);PC=x5+100	Procedure return; indirect call
63+0+(immn=2)/63+1+(immn=2)	<b>branch on equal / not-equal</b>	beq/bne x5,x6,100	if (x5 == != x6) PC=PC+100	Equal / Not-equal test; PC relative branch
73+0+0 (rs1=0,rs2=0,rd=0)	<b>ecall</b>	ecall	SEPC←PC;PC←STVEC; save PL/IE;PL=1;IE=0	Call OS (service number in a7); PL= privilege lev; IE=int.en.
73+0+8 (rs1=0,rs2=2,rd=0)	<b>sret</b>	sret	PC←SEPC; restore PL/IE	Exit supervisor mode; PL= privilege lev; IE=int.en.
PSEUDOINSTRUCTION	<b>move</b>	mv x5,x6	x5 ← x6 (PSEUDO INST.)	REAL INST.: add x5,x0,x6
PSEUDOINSTRUCTION	<b>load immediate</b>	li x5,100	x5 ← 100 (PSEUDO INST.)	REAL INST.: addi x5,x0,100
PSEUDOINSTRUCTION	<b>no operation (nop)</b>	nop	do nothing (PSEUDO INST.)	REAL INST.: addi x0,x0,0
53+0+[0,1]/53+0+[4,5]	<b>floating point add/sub</b>	fadd/fsub.{s,d} f0,f1,f2	f0<=f1+f2 / f0<=f1-f2	Single or double precision add / subtract
53+0+[8,9]/53+0+[c,d]	<b>floating point multiplication/division</b>	fmul/fdiv.{s,d} f0,f1,f2	f0<=f1*f2 / f0<=f1/f2	Single or double precision multiplication / division
PSEUDOINSTRUCTION	<b>floating point move between f-reg</b>	fmv.{s,d} f0,f1	f0<=f1 (PSEUDO INST.)	REAL INST.: fsgnj.{s,d} f0,f1,f1
PSEUDOINSTRUCTION	<b>floating point negate</b>	fneg.{s,d} f0,f1	f0<-(-f1) (PSEUDO INST.)	REAL INST.: fsgnjn.{s,d} f0,f1,f1
PSEUDOINSTRUCTION	<b>floating point absolute value</b>	fabs.{s,d} f0,f1	f0<= f1  (PSEUDO INST.)	REAL INST.: fsgnjx.{s,d} f0,f1,f1
53+0/1/2/[50,51]	<b>floating point compare</b>	fle/flt/feq.{s,d} x5,f0,f1	x5<=f0-f1	Single and double: compare f0 and f1 <=,<==
53+0+[70,71] (rs2=0)	<b>move between x (integer) and f reg</b>	fmv.x.{s,d} x5,f0	x5<=f0 (no conversion)	Copy (no conversion)
53+0+[78,79] (rs2=0)	<b>move between f and x reg</b>	fmv.{s,d}.x f0,x5	f0<=x5 (no conversion)	Copy (no conversion)
7+2+imm/27+2+imm	<b>load/store floating point (32bit)</b>	flw/fsw f0,0(x5)	f0<=MEM[x5] / MEM[x5]←f0	Data from FP register to memory
7+3+imm/27+3+imm	<b>load/store floating point (64bit)</b>	fld/fsd f0,0(x5)	f0<=MEM[x5] / MEM[x5]←f0	Data from FP register to memory
53+7+21(rs2=0)/53+7+20(rs2=0)	<b>convert/to from double from/to单一</b>	fcvt.d.s/fcvt.s.d f0,f1	f0<=(double)f1 / f0<=(single)f1	Type conversion
53+7+[60,61] (rs2=0)	<b>convert to integer from {single,double}</b>	fcvt.w.{s,d} x5,f0	x5<(int)f0	Type conversion
53+7+[68,69] (rs2=0)	<b>convert to {single,double} from integer</b>	fcvt.{s,d}.w f0,x5	f0<=({single,double})x5	Type conversion
53+0+[2c,2d] (rs2=0)	<b>square root</b>	fsqrts.{s,d} f0,f1	f0<= square root of f1	Single or double square root
53+0/1/2+[10,11]	<b>sign injection</b>	fsgnjjn/jxn.{s,d} f0,f1,f2	f0<=sgn(f2)f1 / -sgn(f2)f1 / sgn(f2)f1	Extract the mantissa and exp. from f1 and sign from f2

## Register Usage

Register	ABI Name	Usage
x10-x11	a0-a1	arguments and results
x9, x18-x27	s1, s2-s11	Saved
x5-, x28-x31	t0-t2, t3-t6	Temporaries
x12-x17	a2-a7	Arguments

Register	ABI Name	Usage
x0	zero	The constant value 0
x8, x2	st/fp, sp	frame pointer, stack pointer
x1, x3	ra, gp	return address, global pointer
x4	tp	thread pointer

Register	ABI Name	Usage
f10-f11	fa0-fa1	Argument and Return values
f8-f9, f18-f27	fs0-fs1, fs2-fs11	Saved registers
f10-f17, f28-f31	ft0-ft7, ft8-ft11	Temporaries registers
f12-17	fa2-fa7	Function arguments


## System calls

Service Name	Serv.No.(a7)	INPUT Arguments	OUTPUT Args
print_int	1	a0=integer to print	---
print_float	2	fa0=float to print	---
print_double	3	fa0=double to print	---
print_string	4	a0=address of ASCIIIZ string to print	---
read_int	5	---	a0=integer


Service Name	Serv.No.(a7)	INPUT Arguments	OUTPUT Arguments
read_float	6	---	fa0=float
read_double	7	---	fa0=double
read_string	8	a0=address of input buffer, a1=max chars to read	---
sbrk	9	a0=Number of bytes to be allocated	a0=pointer to allocated memory
exit	10	---	---

- 2) [6/30] Si consideri una cache di dimensione 64B e a 2 vie di tipo write-back/write-non-allocate. La dimensione del blocco e' 8 byte, il tempo di accesso alla cache e' 4 ns e la penalita' in caso di miss e' pari a 40 ns, la politica di rimpiazzamento e' FIFO. Il processore effettua i seguenti accessi in cache, ad indirizzi al byte: 155, 173, 115, 119, 122, 947, 318, 449, 234, 748, 377, 319, 283, 243, 391, 144, 770, 945, 61, 194. Tali accessi sono alternativamente letture e scritture. Per la sequenza data, ricavare il tempo medio di accesso alla cache, riportare i tag contenuti in cache al termine, i bit di modifica (se presenti) e la lista dei blocchi (ovvero il loro indirizzo) via via eliminati durante il rimpiazzamento ed inoltre in corrispondenza di quale riferimento il blocco e' eliminato.
- 3) [5/30] Spiegare con proprie parole il funzionamento del "Modo 2" del timer 8254, il cui diagramma temporale è riportato in figura. Inoltre, indicare con precisione: i) il significato dei segnali rappresentati in tale diagramma, ii) come deve essere impostata la parola di controllo CWR e il relativo registro di conteggio per ottenere questo diagramma supponendo di utilizzare N=64, il contatore n.1 in conteggio binario.


• **Modo 2: rate generator (divisore di frequenza)**  
**→ genera un onda quadra con duty-cycle pari a  $(N-1)/N$**



- 4) [10/30] Descrivere e sintetizzare in Verilog una rete sequenziale utilizzando un modello appropriato (fra Moore, Mealy, Mealy-Ritardato) i cui ingressi e uscita sono descritti in figura; al suo interno la rete è descritta dal diagramma a stati della stessa figura e conterrà due registri: un contatore CNT che usa interi da 0 a 4 e un registro di uscita REG1. Gli stimoli di ingresso sono dati dal seguente modulo Verilog Testbench.



**Tracciare il diagramma di temporizzazione** [5/10 punti] come verifica della correttezza dell'unità. Nota: si puo' svolgere l'esercizio su carta oppure con ausilio del simulatore salvando una copia dell'output (diagramma temporale) e del programma Verilog su USB-drive del docente. Modello del diagramma temporale da tracciare:



```

module Testbench;
  reg reset_; initial begin reset_=0; #7 reset_=1; #300; $stop; end
  reg clock; initial clock=0; always #5 clock<=(!clock);
  reg start, stop;
  wire[1:0] STAR=Xxx.STAR;
  wire [2:0] CNT=Xxx.CNT;
  initial begin start<=0; stop<=0; wait(reset_==1);
    #20 start=1; #10 start=0; #100 start=1; #10 start=0; #20 stop=1; #10 stop=0; #50 start=1; #200
    $finish;
  end
  XXX Xxx(start,stop,clock,reset_, out);
endmodule

```