

DA RESTITUIRE INSIEME AGLI ELABORATI e A TUTTI I FOGLI
→ NON USARE FOGLI NON TIMBRATI
→ ANDARE IN BAGNO PRIMA DELL'INIZIO DELLA PROVA
→ NO FOGLI PERSONALI, NO TELEFONI, SMARTPHONE/WATCH, ETC

MATRICOLA _____

COGNOME _____

NOME _____

NOTA: dovrà essere consegnato l'elaborato dell'es.1 come file <COGNOME>.s e quelli dell'es. 4 come files <COGNOME>.v e <COGNOME>.png

- 1) [10/30] Trovare il codice assembly RISC-V corrispondente al seguente micro-benchmark (**utilizzando solo e unicamente istruzioni dalla tabella sottostante**), rispettando le convenzioni di uso dei registri dell'assembly (riportate qua sotto, per riferimento).

Nota: la funzione `sqrt` è un'istruzione (`fsqrt.s`) che estrae la radice quadrata.

```
float *hadal(int l) {
    int i, j, k, t; float m = sqrt(l);
    float *H = (float *)sbrk(l*1*sizeof(float));
    for (i = 0; i < l; i++) {
        for (j = 0; j < l; j++) {
            if (i == 0 && j == 0) H[i*l+j] = 1 / m;
            else for (k = 0; k <= 10; k++) {
                t = 1<<k;
                if (i >= t && j < t)
                    H[i*l+j] = H[(i - t)*l + j];
            }
        }
    }
    return H;
}
```

```
int main() {
    float *H, s = 0; int k;
    H = hadal(4);
    for (k = 0; k < 16; ++k) s += H[k];
    print_float(s);
    exit(0);
}
```

RISCV Instructions (RV64IMFD)

v210622

Instruction coding (hexadecimal) opcode+funct3+(funct7, imm)	Instruction	Example	Register operation	Meaning (** instructions available only in RV64, i.e. 64-bit case)
33+0+00/3b+0+00	add	<code>add addw x5,x6,x7</code>	$x5 \leftarrow x6 + x7$	Add two operands; exception possible (addw**)
33+0+20/3b+0+20	subtract	<code>sub/subw x5,x6,x7</code>	$x5 \leftarrow x6 - x7$	Subtracts two operands; exception possible (subw**)
13+0+imm/1b+0+imm	add immediate	<code>addi/addiw x5,x6,100</code>	$x5 \leftarrow x6 + 100$	Add a constant; exception possible (addiw**)
33+0+01/3b+0+01	multiply	<code>mul/mulw x5,x6, x7</code>	$x5 \leftarrow x6 * x7$	(signed/word) Lower 64 bits of 128-bits product (mulw**)
33+0+01/3b+4+01	multiply high	<code>mulh x5,x6,x7</code>	$x5 \leftarrow x6 * x7$	Higher 64bits of 128-bits product
33+4+01/3b+4+01	division	<code>div/divw x5,x6,x7</code>	$x5 \leftarrow x6/x7$	(signed/word) division (divw**)
33+6+01/3b+6+01	reminder	<code>rem/remw x5,x6,x7</code>	$x5 \leftarrow x6 \% x7$	Reminder of the division (remw**)
33+2+0/33+3+0	set on less than	<code>slt/sltu x5,x6,x7</code>	$\text{if}(x6 < x7) x5 \leftarrow 1; \text{else} x5 \leftarrow 0$	(signed/unsigned) compare x6 and x7 (less than)
13+2+imm/13+3+imm	set on less than immediate	<code>slti/sltiu x5,x6,100</code>	$\text{if}(x6 < 100) x5 \leftarrow 1; \text{else} x5 \leftarrow 0$	(signed/unsigned) compare x6 and 100 (less than)
33+7+0/33+6+0/33+4+0	and / or / xor	<code>and/or/xor x5,x6,x7</code>	$x5 \leftarrow x6 \& x7 / x6 \oplus x7 / x6 \^ x7$	Logical AND/OR/XOR
13+7+imm/13+6+imm/13+4+imm	and / or / xor immediate	<code>andi/ori/xori x5,x6,100</code>	$x5 \leftarrow x6 \& 100 / x6 \oplus 100 / x6 \^ 100$	Logical AND/OR/XOR register, constant
33+1+0/3b+1+0	shift left logical	<code>sll/sllw x5,x6,x7</code>	$x5 \leftarrow x6 \ll x7$	Shift left by register (sllw**)
13+1+imm/1b+1+imm	shift left logical immediate	<code>slli/slliw x5,x6,10</code>	$x5 \leftarrow x6 \ll 10$	Shift left by the immediate value (slliw**)
33+5+0/3b+5+0	shift right logical	<code>srl/srlw x5,x6,x7</code>	$x5 \leftarrow x6 \gg x7$	Shift right by register (srlw**)
13+5+imm/1b+5+imm	shift right logical immediate	<code>srlis/srliw x5,x6,10</code>	$x5 \leftarrow x6 \gg 10$	Shift left by immediate value (srliw**)
33+5+20/3b+5+20	shift right arithmetic	<code>sra/sraw x5,x6,x7</code>	$x5 \leftarrow x6 \gg x7 \text{ (arith.)}$	Shift right by register (sign is preserved) (sraw**)
13+5+imm/1b+5+imm	shift right arithmetic immediate	<code>srail/sraiw x5,x6,10</code>	$x5 \leftarrow x6 \gg 10 \text{ (arith.)}$	Shift right by immediate value (sraiw**)
03+3+imm/03+2+imm/03+0+imm	load dword / word / byte	<code>ld/lw/lb x5,100(x6)</code>	$x5 \leftarrow \text{MEM}[x6+100]$	Data from memory to register
03+6+imm/03+4+imm	load word / byte unsigned	<code>lwu/bu x5,100(x6)</code>	$x5 \leftarrow \text{MEM}[x6+100]$	Data from mem. To reg.; no sign extension (lwu**)
23+3+imm/23+2+imm/23+0+imm	store dword / word / byte	<code>sd/sw/sb x5,100(x6)</code>	$\text{MEM}[x6+100] \leftarrow x5$	Data from register to memory (sw**)
37+imm[31:12] (no funct3)	load upper immediate	<code>lui x5,0x12345</code>	$x5 \leftarrow 0x1234^5000$	Load most significant 20 bits
PSEUDOINSTRUCTION	load address	<code>la x5,var</code>	$x5 \leftarrow \&var$ (PSEUDO INST.)	REAL: <code>lui x5,H20(&var); ori x5, L12(&var)</code> INST.: <code>jal x0,offset/beg x0,x0,offset</code>
6f+imm[31:12] (rd=0)	jump/branch	<code>j/b label</code>	$\text{PC} \leftarrow \text{off} \text{ (off=PC-&label)}$ (PS.INST.)	REAL INST.: <code>jal x0,offset/beg x0,x0,offset</code>
6f+0+imm[31:12] (rd=1,no funct3)	jump and link (offset)	<code>jal label</code>	$x1 \leftarrow (\text{PC}+4);\text{PC} \leftarrow \text{offset}$ (PS. INST.)	REAL INST.: <code>jal x1,offset (offset=PC-&label)</code>
67+0+imm (rd=0,rsl=1)	return from procedure	<code>Ret</code>	$\text{PC} \leftarrow x1$ (PSEUDO INST.)	REAL INST.: <code>jalr x0,0(x1)</code>
67+0+imm	jump and link register	<code>jalr x1, 100(x5)</code>	$x1 \leftarrow (\text{PC}+4);\text{PC} \leftarrow x5+100$	Procedure return; indirect call
63+0+(imm+2)/63+1+(imm+2)	branch on equal / not-equal	<code>beq/bne x5,x6,100</code>	$\text{if}(x5 == x6) \text{PC} \leftarrow \text{PC}+100$	Equal / Not-equal test; PC relative branch
73+0+0 (rs1=0,rs2=0,rd=0)	ecall	<code>SEPC<-PC;PC<-STVEC; save PL/I/E;PL=1;IE=0</code>	Call OS (service number in a7); PL= privilege lev; IE=int.en.	
73+0+8 (rs1=0,rs2=2,rd=0)	sret	<code>PC<-SEPC; restore PL/IE</code>	Exit supervisor mode; PL= privilege lev; IE=int.en.	
PSEUDOINSTRUCTION	move	<code>mv x5,x6</code>	$x5 \leftarrow x6$ (PSEUDO INST.)	REAL INST.: <code>add x5,x6,x6</code>
PSEUDOINSTRUCTION	load immediate	<code>li x5,100</code>	$x5 \leftarrow 100$ (PSEUDO INST.)	REAL INST.: <code>addi x5,x0,100</code>
PSEUDOINSTRUCTION	no operation (nop)	<code>nop</code>	do nothing (PSEUDO INST.)	REAL INST.: <code>addi x0,x0,0</code>
53+0+{0,1}/53+0+{4,5}	floating point add/sub	<code>fadd/fsub.{s,d} f0,f1,f2</code>	$f0 \leftarrow f1+f2 / f0 \leftarrow f1-f2$	Single or double precision add / subtract
53+0+{8,9}/53+0+{c,d}	floating point multiplication/division	<code>fmul/fdiv.{s,d} f0,f1,f2</code>	$f0 \leftarrow f1*f2 / f0 \leftarrow f1/f2$	Single or double precision multiplication / division
PSEUDOINSTRUCTION	floating point move between f-reg	<code>fmv.{s,d} f0,f1</code>	$f0 \leftarrow f1$ (PSEUDO INST.)	REAL INST.: <code>fsgnj.{s,d} f0,f1,f1</code>
PSEUDOINSTRUCTION	floating point negate	<code>fneg.{s,d} f0,f1</code>	$f0 \leftarrow -f1$ (PSEUDO INST.)	REAL INST.: <code>fsgnjn.{s,d} f0,f1,f1</code>
PSEUDOINSTRUCTION	floating point absolute value	<code>fabs.{s,d} f0,f1</code>	$f0 \leftarrow f1 $ (PSEUDO INST.)	REAL INST.: <code>fsgnjx.{s,d} f0,f1,f1</code>
53+0/1/2+{50,51}	floating point compare	<code>fle/flt/feq.{s,d} x5,f0,f1</code>	$x5 \leftarrow (\text{f0} < \text{f1})$	Single and double: compare f0 and f1 $<=, <, ==$
53+0+{70,71} (rs2=0)	move between x (integer) and f reg	<code>fmv.x.{s,d} x5,f0</code>	$x5 \leftarrow \text{f0}$ (no conversion)	Copy (no conversion)
53+0+{78,79} (rs2=0)	move between f and x reg	<code>fmv.{s,d}.x f0,x5</code>	$f0 \leftarrow x5$ (no conversion)	Copy (no conversion)
7+2+imm/27+2+imm	load/store floating point (32bit)	<code>f1w/fsw f0,0(x5)</code>	$f0 \leftarrow \text{MEM}[x5] / \text{MEM}[x5] \leftarrow f0$	Data from FP register to memory
7+3+imm/27+3+imm	load/store floating point (64bit)	<code>f1d/fsd f0,0(x5)</code>	$f0 \leftarrow \text{MEM}[x5] / \text{MEM}[x5] \leftarrow f0$	Data from FP register to memory
53+7+21(rs2=0)/53+7+20(rs2=0)	convert to/from double from/to single	<code>fcvt.d.s/fcvt.s.d f0,f1</code>	$f0 \leftarrow (\text{double})f1 / f0 \leftarrow (\text{single})f1$	Type conversion
53+7+{60,61} (rs2=0)	convert to integer from {single,double}	<code>fcvt.w.{s,d} x5,f0</code>	$x5 \leftarrow (\text{int})f0$	Type conversion
53+7+{68,69} (rs2=0)	convert to {single,double} from integer	<code>fcvt.{s,d}.w f0,x5</code>	$f0 \leftarrow (\{\text{single},\text{double}\})x5$	Type conversion
53+0+{2c,2d} (rs2=0)	square root	<code>fsqrt.{s,d} f0,f1</code>	$f0 \leftarrow \text{square root of } f1$	Single or double square root
53+0/1/2+{10,11}	sign injection	<code>fsgnjjn/jn/jx.{s,d} f0,f1,f2</code>	$f0 \leftarrow \text{sgn}(f2)f1 / f0 \leftarrow \text{sgn}(f2)f1 / f0 \leftarrow \text{sgn}(f2)f1$	Extract the mantissa and exp. from f1 and sign from f2

Register Usage

Register	ABI Name	Usage
x10-x11	a0-a1	arguments and results
x9, x18-x27	s1, s2-s11	Saved
x5-7, x28-x31	t0-t2, t3-t6	Temporaries
x12-x17	a2-a7	Arguments

Register	ABI Name	Usage
x0	zero	The constant value 0
x8, x2	s0/fp, sp	frame pointer, stack pointer
x1, x3	ra, gp	return address, global pointer
x4	tp	thread pointer

Register	ABI Name	Usage
f10-f11	fa0-fa1	Argument and Return values
f8-f9, f18-f27	fs0-fs1, fs2-fs11	Saved registers
f0-f7, f28-f31	ft0-ft7, ft8-ft11	Temporaries registers
f12-17	fa2-fa7	Function arguments


System calls

Service Name	Serv.No.(a7)	INPUT Arguments	OUTPUT Args
print_int	1	a0=integer to print	---
print_float	2	fa0=float to print	---
print_double	3	fa0=double to print	---
print_string	4	a0=address of ASCIIIZ string to print	---
read_int	5	---	a0=integer

Service Name	Serv.No.(a7)	INPUT Arguments	OUTPUT Arguments
read_float	6	---	fa0=float
read_double	7	---	fa0=double
read_string	8	a0=address of input buffer, a1=max chars to read	---
sbrk	9	a0=Number of bytes to be allocated	a0=pointer to allocated memory
exit	10	---	---

- 2) [6/30] Si consideri una cache di dimensione 64B e a 2 vie di tipo write-back/write-non-allocate. La dimensione del blocco e' 8 byte, il tempo di accesso alla cache e' 4 ns e la penalita' in caso di miss e' pari a 40 ns, la politica di rimpiazzamento e' LRU. Il processore effettua i seguenti accessi in cache, ad indirizzi al byte: 125, 170, 167, 245, 183, 119, 235, 163, 288, 309, 310, 308, 213, 196, 377, 166, 362, 233, 163, 169. Tali accessi sono alternativamente letture e scritture. Per la sequenza data, ricavare il tempo medio di accesso alla cache, riportare i tag contenuti in cache al termine, i bit di modifica (se presenti) e la lista dei blocchi (ovvero il loro indirizzo) via via eliminati durante il rimpiazzamento ed inoltre in corrispondenza di quale riferimento il blocco e' eliminato.
- 3) [5/30] Spiegare con proprie parole il funzionamento del "Modo 4" del timer 8254, il cui diagramma temporale è riportato in figura. Inoltre, indicare con precisione: i) il significato dei segnali rappresentati in tale diagramma, ii) come deve essere impostata la parola di controllo CWR e il relativo registro di conteggio per ottenere questo diagramma supponendo di utilizzare N=64000, il contatore n.2 in conteggio binario.


• **Modo 4: software triggered strobe (abilitato alla scrittura di CR)**



- 4) [9/30] Descrivere e sintetizzare in Verilog una rete sequenziale utilizzando il modello di Mealy-Ritardato con un ingresso X su due bit e un'uscita Z su un bit tale che se X[1] e X[0] sono entrambi 1 e X[0] ha assunto per tre volte il valore uno nei cicli precedenti non necessariamente consecutivi, l'uscita Z diventa 1 e rimane tale fino al primo 1 successivo su X[0] con X[1] uguale a 0, allorché l'uscita Z ritorna a 0. Esempio:

```
X[0] ... 0010|1100|0010|1000|1101|1001|1...
X[1] ... 0000|0000|0000|1010|0001|0011|1...
Z    ... 0000|0000|0000|1111|0001|0001|1...
```

Tracciare il diagramma di temporizzazione [4/9 punti] come verifica della correttezza dell'unità. Nota: si puo' svolgere l'esercizio su carta oppure con ausilio del simulatore salvando una copia dell'output (diagramma temporale) e del programma Verilog su USB-drive del docente. Modello del diagramma temporale da tracciare:



Testbench:

```
module Testbench;
reg reset_; initial begin reset_=0; #7 reset_=1; #300; $stop; end
reg clock; initial clock=0; always #5 clock<=(!clock);
reg [1:0] X;
wire[2:0] STAR=Xxx.STAR;
initial begin X='B00;
wait(reset_==1);
@(posedge clock); X<='B00;@(posedge clock); X<='B01;@(posedge clock); X<='B00;
@(posedge clock); X<='B01;@(posedge clock); X<='B01;@(posedge clock); X<='B00;@(posedge clock); X<='B00;
@(posedge clock); X<='B00;@(posedge clock); X<='B00;@(posedge clock); X<='B01;@(posedge clock); X<='B00;
@(posedge clock); X<='B11;@(posedge clock); X<='B00;@(posedge clock); X<='B10;@(posedge clock); X<='B00;
@(posedge clock); X<='B01;@(posedge clock); X<='B01;@(posedge clock); X<='B00;@(posedge clock); X<='B11;
@(posedge clock); X<='B01;@(posedge clock); X<='B00;@(posedge clock); X<='B10;@(posedge clock); X<='B11;
$finish;
end
XXX Xxx(X,Z,clock,reset_);
endmodule
```