

DA RESTITUIRE INSIEME AGLI ELABORATI e A TUTTI I FOGLI
→ NON USARE FOGLI NON TIMBRATI
→ ANDARE IN BAGNO PRIMA DELL'INIZIO DELLA PROVA
→ NO FOGLI PERSONALI, NO TELEFONI, SMARTPHONE, ETC

MATRICOLA _____

COGNOME _____

NOME _____

SVOLGIMENTO DELLA PROVA:

PER GLI STUDENTI DI "ARCHITETTURA DEI CALCOLATORI – A.A. 2015/16, 16/17, 17/18, 18/19": es. N.1+2+3+7.

NOTA: per l'esercizio 7 dovranno essere consegnati DUE files: il file del programma VERILOG e il file relativo all'output (screenshot o copy/paste)

- 1) [14/30] Trovare il codice assembly MIPS corrispondente al seguente programma (**usando solo e unicamente istruzioni della tabella sottostante e rispettando le convenzioni di utilizzazione dei registri dell'assembly MIPS** riportate qua sotto per riferimento).

Nota: la funzione "fabs" puo' essere mappata direttamente sull'istruzione "abs.s".

```
#define HG_BIN_COUNT 256
#define PX_IMGSIZE 1024
#define NW 8
int HG[HG_BIN_COUNT];
unsigned char PX[PX_IMGSIZE];
int ID[NW] = {7,5,4,3,1,0,2,6};
int COUNT = 0;
int *HW;


int getid() { return(ID[COUNT++]); }

void comph(int *histogram, unsigned char *pixel, int size) {
    int tid = getid();
    for(int i=0; i<size/NW; i++)
        HW[tid*HG_BIN_COUNT+pixel[tid*size/NW+i]]++;
}

void prep (int *hist) {
    for (int i=0; i<HG_BIN_COUNT; i++) hist[i] = 0;
    for (int i=0; i<PX_IMGSIZE; i++)
        PX[i] = (unsigned char)(i % 256);
    HW = sbrk(8 * HG_BIN_COUNT*NW);
    for(int i=0; i<HG_BIN_COUNT*NW; i++) HW[i] = 0;
}
int main () {
    int *histogram;
    unsigned char *pixel;

    histogram = HG;
    pixel = PX;
    prep(histogram);
    for(int t=0; t<NW; t++)
        comph(histogram,pixel,PX_IMGSIZE);
    for(int i=0; i<HG_BIN_COUNT; i++)
        for(int t=0; t<NW; t++)
            histogram[i] += HW[t*HG_BIN_COUNT+i];
    for (int i=0; i<HG_BIN_COUNT; i++) {
        print_string(" ");
        print_int(histogram[i]);
    }
    exit(0);
}
```

- 2) [5/30] Si consideri una cache di dimensione 256B e a 2 vie di tipo write-back/write-non-allocate. La dimensione del blocco e' 16 byte, il tempo di accesso alla cache e' 4 ns e la penalita' in caso di miss e' pari a 40 ns, la politica di rimpiazzamento e' FIFO. Il processore effettua i seguenti accessi in cache, ad indirizzi al byte: 123, 639, 327, 679, 878, 639, 133, 654, 125, 454, 122, 654, 939, 626, 954, 724, 254, 829, 154, 828, 194. Tali accessi sono alternativamente letture e scritture. Per la sequenza data, ricavare il tempo medio di accesso alla cache, riportare i tag contenuti in cache al termine, i bit di modifica (se presenti) e la lista dei blocchi (ovvero il loro indirizzo) via via eliminati durante il rimpiazzamento ed inoltre in corrispondenza di quale riferimento il blocco e' eliminato.
- 3) [2/30] Dimostrare il teorema di consenso $xy+xz+yz=xy+xz$ e indicare in base a quale principio la dimostrazione è valida.
- 7) [9/30] **Realizzare** in Verilog il modulo "maindec" che implementa la rete combinatoria relativa al main decoder dei codici operativi delle istruzioni di un semplice processore MIPS, che supporti le istruzioni add/addi/sub/and/or/slt/lw/sw/beq. E' gia' fornito il modulo testbench. **Tracciare il diagramma di temporizzazione** come verifica della correttezza del modulo riportando i segnali clock, IR, opcode, aluop e c. Nota: si può svolgere l'esercizio su carta oppure con ausilio del simulatore salvando una copia dell'output (diagramma temporale) e del programma Verilog su USB-drive del docente.

**Testbench:**

```
'timescale 1ns/1ps
module maindec_testbench;
    reg reset; initial begin reset =0; #22 reset =1; #600; $stop; end
    reg clock; initial clock<=0; always #5 clock<=(!clock);
    reg[31:0] IR; wire[5:0] opcode;
    wire memtoreg,memwrite,branch,alusrc,regdst,regwrite;
    wire[1:0] aluop; wire[5:0] c; //control word
    assign c = {memtoreg,memwrite,branch,alusrc,regdst,regwrite};
    initial begin
        @(posedge clock); IR<=32'h20020005; @(posedge clock); IR<=32'h2003000c;
        @(posedge clock); IR<=32'h2067ffff; @(posedge clock); IR<=32'h00e22025;
        @(posedge clock); IR<=32'h00642824; @(posedge clock); IR<=32'h00a42820;
        @(posedge clock); IR<=32'h10a70007; @(posedge clock); IR<=32'h0064202a;
        @(posedge clock); IR<=32'h10800001; @(posedge clock); IR<=32'h20050000;
        @(posedge clock); IR<=32'h00e2202a; @(posedge clock); IR<=32'h00853820;
        @(posedge clock); IR<=32'h00e23822; @(posedge clock); IR<=32'hac670044;
        @(posedge clock); IR<=32'h8c020050;
        #10 $finish;
    end
    assign opcode = IR[31:26];
    maindec MYMD(opcode, memtoreg,memwrite,branch,alusrc,regdst,regwrite,aluop);
endmodule
```

Instructions

Opcode+Funct (hexadecimal)	Instruction	Example	Meaning	Comments
00+20/00+21	add	add/addu \$1,\$2,\$3	\$1 = \$2 + \$3	(signed/unsigned) 3 operands; exception possible
00+22/00+23	subtract	sub/subu \$1,\$2,\$3	\$1 = \$2 - \$3	(signed/unsigned) 3 operands; exception possible
08/09	add immediate	addi/addiu \$1,\$2,100	\$1 = \$2 + 100	(signed/unsigned) + constant ; exception possible
00+18/00+19	multiplication	mult/multu \$1,\$2	Hi,Lo= \$1 x \$2	(signed/unsigned) 64-bit Product ; result in Hi,Lo
00+1A/00+1B	division	div/divu \$1,\$2	Hi= \$1 % \$2, Lo = \$1 / \$2	(signed/unsigned) division
00+10/00+12	move from Hi / move from Lo	mfhi/mflo \$1	\$1 = Hi (\$1 = Lo)	Create copy of Hi (Create a copy of Lo)
00+2A/00+2B	set on less than	slt/sltu \$1,\$2,\$3	if (\$2 < \$3) \$1 = 1; else \$1 = 0	(signed/unsigned) compare \$2 and \$3 (less than)
0A/0B	set on less than immediate	slti/sltiu \$1,\$2,100	if (\$2 < 100) \$1 = 1; else \$1 = 0	(signed/unsigned) compare \$2 and constant (less than)
00+24/25/26/27	and / or / xor / nor	and/or/xor/nor \$1,\$2,\$3	\$1= \$2&\$3 / \$2 \$3 / \$2^\$3 / !\$2 \$3	3 register operands: Logical AND/OR/XOR/NOR
0C/0D/0E	and /or / xor immediate	andi/ori/xori \$1,\$2,100	\$1 = \$2 & 100 / \$2 100 / \$2 ^ 100	Logical AND/OR/XOR register, constant
00+00	shift left logical	sll \$1,\$2,10	\$1 = \$2 << 10	Shift left by constant
00+02/00+03	shift right (l=logical,a=arithmetic)	srl/sra \$1,\$2,10	\$1 = \$2 >> 10	Shift right by constant (for arithmetic: sign is preserved)
23/20	load word / load byte	lw/lb \$1,100(\$2)	\$1 = Memory[\$2+100]	Data from memory to register
24	load byte unsigned	lbu \$1,100(\$2)	\$1 = Memory[\$2+100]	Data from mem. To reg.; no sign extension
2B/28	store word / store byte	sw/sw \$1,100(\$2)	Memory[\$2+100] = \$1	Data from register to memory
0F	load upper immediate	lui \$1,0x1234	\$1=0x1234'0000	load most significant 16 bits
PSEUDOINSTRUCTION	load address	la \$1,var	\$1 = &var	Load address of var (lui \$1,H16(&var);ori \$1,L16(&var)) H16/L16=high/low 16 bits of &var
02	jump	j 10000	go to 10000	Jump to target address
00+08	jump register	jr \$31	go to \$31	For switch, procedure return
03	jump and link	jal 10000	\$31 = PC + 4; go to 10000	For procedure call
04	branch on equal	beq \$1,\$2,100	if (\$1 == \$2) go to PC+4+100	Equal test; PC relative branch
05	branch on not equal	bne \$1,\$2,100	if (\$1 != \$2) go to PC+4+100	Not equal test; PC relative
00+0C	syscall	syscall	call OS service \$v0	See table of system calls below
10+10, rs=10	rfe	rfe	shift right (k,e) bit in STATUS reg	Exit Kernel Mode, Enable Interrupts
PSEUDOINSTRUCTION	branch unconditional	b 100	go to PC+4+100	PC relative branch (e.g., beq \$0,\$0,100)
PSEUDOINSTRUCTION	no operation	nop	do nothing	Do nothing (e.g. sll \$0,\$0,0)
30	load-linked	ll \$1,100(\$2)	\$1=Memory[\$2+100]	Read and start to monitor the given memory location
38	store-conditional	sc \$1,100(\$2)	Memory[\$2+100]= \$1 or →	return 0 if a coherence action happens since the previous ll (\$1 must be different from 0)
11+00 fmt=10/11	adds / add.d	add.x \$f0,\$f2,\$f4	\$f0=\$f2+\$f4	Single and double precision add
11+01 fmt=10/11	sub.s / sub.d	sub.x \$f0,\$f2,\$f4	\$f0=\$f2-\$f4	Single and double precision subtraction
11+02 fmt=10/11	mul.s / mul.d	mul.x \$f0,\$f2,\$f4	\$f0=\$f2*\$f4	Single and double precision multiplication
11+03 fmt=10/11	div.s / div.d	div.x \$f0,\$f2,\$f4	\$f0=\$f2/\$f4	Single and double precision division
11+05 fmt=10/11	abs.s / abs.d	abs.x \$f0,\$f2	\$f0=ABS(\$f2)	Single and double precision absolute value
11+06 fmt=10/11	mov.s / mov.d	mov.x \$f0,\$f2	\$f0←\$f2	Single and double precision move
11+07 fmt=10/11	neg.s / neg.d	neg.x \$f0,\$f2	\$f0= - (\$f2)	Single and double precision opposite value
11+3C(31,32,3D,3E,3F) fmt=10/11	c.lt.s / c.lt.d (ne.eq.gt.le.ge)	c.lt.x \$f0,\$f2	Temp=(\$f0<\$f2)	Single and double: compare \$f0 and \$f2 <=,!=,>,<=>
11+00 fmt=4/0	move to/from coprocessor 1	mtc1/mfc1 \$1,\$f2	\$f2=\$1 / \$1=\$f2	Move \$1 to/from C1reg. \$f2 (no conversion)
10+00 fmt=4/0	move to/from coprocessor 0	mtc0/mfc0 \$1,\$f2	\$c2=\$1 / \$1=\$c2	Move \$1 to/from C0 reg. \$f2 (no conversion)
11+00 fmt=6/2	move to/from control reg of cop.1	ctc1/cfc1 \$1,\$cf2	\$cf2=\$1 / \$1=\$cf2	Move \$1 to/from C1-CONTROL register
11 fmt=8, ft=1/0	branch on true/false	bc1t/bc1f label	If(Temp = true/false) go to label	Temp is 'Condition-Code'
31/39	load/store floating point (32bit)	lwc1/swc1 \$f0,0(\$1)	\$f0←Memory[\$1] / Memory[\$1]←\$f0	Data from FP (C1) register to memory
11+21,fmt=10/11+22,fmt=11	convert from/to single to/from double	cvt.d.s/cvt.s.d \$f0,\$f2	\$f0=(double)\$f2/\$f0=(single)\$f2	Type conversion
11+24,fmt=11/11+20	convert from/to single to/from integer	cvt.w.s/cvt.s.w \$f1,\$f0	\$f1=(int)\$f0 / \$f0=(single)\$f2	Type conversion

Register Usage

Name	Reg. Num.	Usage
\$zero	0	The constant value 0
\$s0-\$s7	16-23	Saved
\$t0-\$t9	8-15,24-25	Temporaries
\$a0-\$a3	4-7	Arguments

Name	Reg.Num.	Usage
\$v0-\$v1	2-3	Results
\$fp, \$sp	30,29	frame pointer, stack pointer
\$ra, \$gp	31,28	return address, global pointer
\$k0-\$k1	26,27	Kernel usage

Reg. Num.	Usage
\$f0, \$f2	Return values
\$f12,\$f14	Function arguments
\$f20,\$f22,\$f24,\$f26,\$f28,\$f30	Saved registers
\$f4,\$f6,\$f8,\$f10,\$f16,\$f18	Temporaries registers

System calls

Service Name	Service Num. (\$v0)	INPUT Arguments	OUTPUT Arguments
print_int	1	\$a0=integer to print	---
print_float	2	\$f12=float to print	---
print_double	3	(\$f12,\$f13)=double to print	---
print_string	4	\$a0=address of ASCIIIZ string to print	---
read_int	5	---	\$v0=integer
read_float	6	---	\$f0=float
read_double	7	---	\$f0-f1=double
read_string	8	\$a0=address of input buffer, \$a1=max characters to read	---
sbrk	9	\$a0=Number of bytes to be allocated	\$v0=pointer to the allocated memory
exit	10	---	---

SOLUZIONE

ESERCIZIO 2

Sia X il generico riferimento, A=associativita', B=dimensione del blocco, C=capacita' della cache.

Si ricava $S=C/B/A=\#$ di set della cache=156/16/2=8, $XM=X/B$, $XS=XM\%S$, $XT=XM/S$:

A=2, B=16, C=256, RP=FIFO, Thit=4, Tpen=40, 21 references:

```
==> T   X   XM  XT  XS  XB  H [SET]:USAGE [SET]:MODIF [SET]:TAG
==> R  123   7   0   7  11  0 [7]:1,0 [7]:0,0 [7]:0,-
==> W  639   39  4   7  15  0 [7]:0,1 [7]:0,0 [7]:0,4
==> R  327   20  2   4   7  0 [4]:1,0 [4]:0,0 [4]:2,-
==> W  679   42  5   2   7  0 [21]:1,0 [21]:0,0 [21]:5,-
==> R  878   54  6   6  14  0 [6]:1,0 [6]:0,0 [6]:6,-
==> W  639   39  4   7  15  1 [7]:0,1 [7]:0,1 [7]:0,4
==> R  133   8   1   0   5  0 [0]:1,0 [0]:0,0 [0]:1,-
==> W  654   40  5   0  14  0 [0]:0,1 [0]:0,0 [0]:1,5
==> R  125   7   0   7  13  1 [7]:0,1 [7]:0,1 [7]:0,4
==> W  454   28  3   4   6  0 [4]:0,1 [4]:0,0 [4]:2,3
==> R  122   7   0   7  10  1 [7]:0,1 [7]:0,1 [7]:0,4
==> W  654   40  5   0  14  1 [0]:0,1 [0]:0,1 [0]:1,5
==> R  939   58  7   2  11  0 [2]:0,1 [2]:0,0 [2]:5,7
==> W  626   39  4   7   2  1 [7]:0,1 [7]:0,1 [7]:0,4
==> R  954   59  7   3  10  0 [3]:1,0 [3]:0,0 [3]:7,-
==> W  724   45  5   5   4  0 [5]:1,0 [5]:0,0 [5]:5,-
==> R  254   15  1   7  14  0 [7]:1,0 [7]:0,1 [7]:1,4
==> W  829   51  6   3  13  0 [3]:0,1 [3]:0,0 [3]:7,6
==> R  154   9   1   1  10  0 [1]:1,0 [1]:0,0 [1]:1,-
==> W  828   51  6   3  12  1 [3]:0,1 [3]:0,1 [3]:7,6
==> R  194  12  1   4   2  0 [4]:1,0 [4]:0,0 [4]:1,3
```

CONTENTUTI dei 4 SET al termine:

LISTA BLOCCHI USCENTI:

P1 Nmiss=15 Nhit=6 Nref=21 mrate=0.714286 AMAT=th+mrate*tpen=32.5714

ESERCIZIO 7

Codice VERILOG:

```
module maindec(opcode, memtoreg,memwrite,branch,
              alusrc,regdst,regwrite,aluop);
  input [5:0] opcode;
  output memtoreg,memwrite,branch,alusrc,regdst, regwrite;
  output [1:0] aluop;
  reg [7:0] controls;
  assign {regwrite,regdst,alusrc,branch,
          memwrite,memtoreg,aluop} = controls;
  always @(opcode)
  casex(opcode)
    6'b000000: controls <= 8'b11000010; // RTYPE
    6'b100011: controls <= 8'b10100100; // LW
    6'b101011: controls <= 8'b000101000; // SW
    6'b000100: controls <= 8'b000010001; // BEQ
    6'b001000: controls <= 8'b10100000; // ADDI
    default:   controls <= 8'bxxxxxxxx; // illegal op
  endcase
endmodule
```

Diagramma temporale:

Di

