

**DA RESTITUIRE INSIEME AGLI ELABORATI e A TUTTI I FOGLI**  
**→ NON USARE FOGLI NON TIMBRATI**  
**→ ANDARE IN BAGNO PRIMA DELL'INIZIO DELLA PROVA**  
**→ NO FOGLI PERSONALI, NO TELEFONI, SMARTPHONE, ETC**

**SVOLGIMENTO DELLA PROVA:**

PER GLI STUDENTI DI "ARCHITETTURA DEI CALCOLATORI – A.A. 2015/16, 16/17, 17/18": es. N.1+2+3+7.

NOTA: per l'esercizio 7 dovranno essere consegnati DUE files: il file del programma VERILOG e il file relativo all'output (screenshot o copy/paste)

- 1) [19/38] Trovare il codice assembly MIPS corrispondente al seguente programma (**usando solo e unicamente istruzioni della tabella sottostante e rispettando le convenzioni di utilizzazione dei registri dell'assembly MIPS** riportate qua sotto per riferimento).

Nota: la funzione "fabs" puo' essere mappata direttamente sull'istruzione "abs.s".


```
typedef struct header {
    struct header *ptr; unsigned size;
} Header;
static Header base = {NULL,0};
static Header *freep = NULL;

void myfree(void *ap) {
    Header *bp, *p;
    bp = (Header *)ap - 1;
    for (p = freep; !(bp > p && bp < p->ptr); p = p->ptr) {
        if (p >= p->ptr && (bp > p || bp < p->ptr)) break;
    }
    if (bp + bp->size == p->ptr) {
        bp->size += p->ptr->size;
        bp->ptr = p->ptr->ptr;
    } else bp->ptr = p->ptr;
    if (p + p->size == bp) {
        p->size += bp->size;
        p->ptr = bp->ptr;
    } else p->ptr = bp;
    freep = p;
}
```

```
void *alloc_and_print_pun(int sz) {
    void *p = sbrk(sz);
    print_string("p=");
    print_int(p);
    print_string("\n");
    return (p);
}

int main() {
    void *p0, *p1, *p2, *p3;
    base.ptr = &base; freep=&base;
    p0 = alloc_and_print_pun(0);
    p1 = alloc_and_print_pun(256);
    p2 = alloc_and_print_pun(256);
    p3 = alloc_and_print_pun(256);
    myfree(p1); myfree(p2); myfree(p3);
    p0 = alloc_and_print_pun(0);
}
```

- 2) [7/38] Si consideri una cache di dimensione 96B e a 3 vie di tipo write-back/write-non-allocate. La dimensione del blocco e' 8 byte, il tempo di accesso alla cache e' 4 ns e la penalita' in caso di miss e' pari a 40 ns, la politica di rimpiazzamento e' LRU. Il processore effettua i seguenti accessi in cache, ad indirizzi al byte: 755, 773, 715, 719, 722, 747, 718, 649, 734, 748, 777, 719, 683, 643, 791, 744, 770, 745, 61, 794. Tali accessi sono alternativamente letture e scritture. Per la sequenza data, ricavare il tempo medio di accesso alla cache, riportare i tag contenuti in cache al termine, i bit di modifica (se presenti) e la lista dei blocchi (ovvero il loro indirizzo) via via eliminati durante il rimpiazzamento ed inoltre in corrispondenza di quale riferimento il blocco e' eliminato.
- 3) [4/38] Spiegare le differenze e i vantaggi/svantaggi delle quattro categorie di benchmark: "Workload", "Benchmark-suite", "Small-kernel", "Micro-benchmark".
- 7) [8/38] **Realizzare** in Verilog il modulo "aludec" che implementa la rete combinatoria relativa al decoder dei codici operativi della ALU di un semplice processore MIPS, che supporti le operazioni add/addi/sub/and/or/sl/tw/sw/beq. E' gia' fornito il modulo testbench e il campo funct puo' essere derivato dalla tabella delle istruzioni sottostante. Il campo aluop vale 0 per le istruzioni di formato I, vale 1 per beq, mentre vale 2 per le altre istruzioni. Il campo alucontrol vale rispettivamente 2 per le istruzioni di formato I, vale 6 per beq, mentre vale 2/6/0/1/7 rispettivamente per add/sub/and/or/sl. **Tracciare il diagramma di temporizzazione** come verifica della correttezza dell'unità riportando i segnali clock, IR, funct, uscita alucontrol. Nota: si può svolgere l'esercizio su carta oppure con ausilio del simulatore salvando una copia dell'output (diagramma temporale) e del programma Verilog su USB-drive del docente.

**Testbench:**

```
'timescale 1ns/1ps
module aludec_testbench;
    reg reset; initial begin reset =0; #22 reset =1; #300; $stop; end
    reg clock; initial clock=0; always #5 clock<=(!clock);
    wire[5:0] funct; reg[1:0] aluop;
    wire[2:0] alucontrol; reg[31:0] IR;
    initial begin
        wait(reset ==1); aluop<=0; IR<=32'bxx;
        @(posedge clock); IR<=32'h20020005; aluop<=2'b00;
        @(posedge clock); IR<=32'h2003000c; aluop<=2'b00;
        @(posedge clock); IR<=32'h2067ffff; aluop<=2'b00;
        @(posedge clock); IR<=32'h00e22025; aluop<=2'b10;
        @(posedge clock); IR<=32'h00642824; aluop<=2'b10;
        @(posedge clock); IR<=32'h00a42820; aluop<=2'b10;
        @(posedge clock); IR<=32'h10a70007; aluop<=2'b01;
        @(posedge clock); IR<=32'h0064202a; aluop<=2'b10;
        @(posedge clock); IR<=32'h10800001; aluop<=2'b01;
        @(posedge clock); IR<=32'h20050000; aluop<=2'b00;
        @(posedge clock); IR<=32'h00e2202a; aluop<=2'b10;
        @(posedge clock); IR<=32'h00853820; aluop<=2'b10;
        @(posedge clock); IR<=32'h00e23822; aluop<=2'b10;
        @(posedge clock); IR<=32'hac670044; aluop<=2'b00;
        @(posedge clock); IR<=32'h8c020050; aluop<=2'b00;
        #10 $finish;
    end
    assign funct = IR[5:0];
    aludec ALUdec(funct,aluop,alucontrol);
endmodule
```

**Instructions**

Opcode+Funct (hexadecimal)	Instruction	Example	Meaning	Comments
00+20/00+21	<b>add</b>	<b>add/addu \$1,\$2,\$3</b>	\$1 = \$2 + \$3	(signed/unsigned) 3 operands; exception possible
00+22/00+23	<b>subtract</b>	<b>sub/subu \$1,\$2,\$3</b>	\$1 = \$2 - \$3	(signed/unsigned) 3 operands; exception possible
08/09	<b>add immediate</b>	<b>addi/addiu \$1,\$2,100</b>	\$1 = \$2 + 100	(signed/unsigned) + constant ; exception possible
00+18/00+19	<b>multiplication</b>	<b>mult/multu \$1,\$2</b>	Hi,Lo= \$1 x \$2	(signed/unsigned) 64-bit Product ; result in Hi,Lo
00+1A/00+1B	<b>division</b>	<b>div/divu \$1,\$2</b>	Hi= \$1 % \$2, Lo = \$1 / \$2	(signed/unsigned) division
00+10/00+12	<b>move from Hi / move from Lo</b>	<b>mfhi/mflo \$1</b>	\$1 = Hi (\$1 = Lo)	Create copy of Hi (Create a copy of Lo)
00+2A/00+2B	<b>set on less than</b>	<b>slt/sltu \$1,\$2,\$3</b>	if (\$2 < \$3) \$1 = 1; else \$1 = 0	(signed/unsigned) compare \$2 and \$3 (less than )
0A/0B	<b>set on less than immediate</b>	<b>slti/sltiu \$1,\$2,100</b>	if (\$2 < 100) \$1 = 1; else \$1 = 0	(signed/unsigned) compare \$2 and constant (less than )
00+24/25/26/27	<b>and / or / xor / nor</b>	<b>and/or/xor/nor \$1,\$2,\$3</b>	\$1= \$2&\$3 / \$2 \$3 / \$2^\$3 / !\$2 \$3	3 register operands: Logical AND/OR/XOR/NOR
0C/0D/0E	<b>and /or / xor immediate</b>	<b>andi/ori/xori \$1,\$2,100</b>	\$1 = \$2 & 100 / \$2   100 / \$2 ^ 100	Logical AND/OR/XOR register, constant
00+00	<b>shift left logical</b>	<b>sll \$1,\$2,10</b>	\$1 = \$2 << 10	Shift left by constant
00+02/00+03	<b>shift right (l=logical,a=arithmetic)</b>	<b>srl/sra \$1,\$2,10</b>	\$1 = \$2 >> 10	Shift right by constant (for arithmetic: sign is preserved)
23/20	<b>load word / load byte</b>	<b>lw/lb \$1,100(\$2)</b>	\$1 = Memory[\$2+100]	Data from memory to register
24	<b>load byte unsigned</b>	<b>lbu \$1,100(\$2)</b>	\$1 = Memory[\$2+100]	Data from mem. To reg.; no sign extension
2B/28	<b>store word / store byte</b>	<b>sw/sw \$1,100(\$2)</b>	Memory[\$2+100] = \$1	Data from register to memory
0F	<b>load upper immediate</b>	<b>lui \$1,0x1234</b>	\$1=0x1234'0000	load most significant 16 bits
PSEUDOINSTRUCTION	<b>load address</b>	<b>la \$1,var</b>	\$1 = &var	Load address of var (lui \$1,H16(&var);ori \$1,L16(&var)) H16/L16=high/low 16 bits of &var
02	<b>jump</b>	<b>j 10000</b>	go to 10000	Jump to target address
00+08	<b>jump register</b>	<b>jr \$31</b>	go to \$31	For switch, procedure return
03	<b>jump and link</b>	<b>jal 10000</b>	\$31 = PC + 4; go to 10000	For procedure call
04	<b>branch on equal</b>	<b>beq \$1,\$2,100</b>	if (\$1 == \$2) go to PC+4+100	Equal test; PC relative branch
05	<b>branch on not equal</b>	<b>bne \$1,\$2,100</b>	if (\$1 != \$2) go to PC+4+100	Not equal test; PC relative
00+0C	<b>syscall</b>	<b>syscall</b>	call OS service \$v0	See table of system calls below
10+10, rs=10	<b>rfe</b>	<b>rfe</b>	shift right (k,e) bit in STATUS reg	Exit Kernel Mode, Enable Interrupts
PSEUDOINSTRUCTION	<b>branch unconditional</b>	<b>b 100</b>	go to PC+4+100	PC relative branch (e.g., beq \$0,\$0,100)
PSEUDOINSTRUCTION	<b>no operation</b>	<b>nop</b>	do nothing	Do nothing (e.g. sll \$0,\$0,0)
30	<b>load-linked</b>	<b>ll \$1,100(\$2)</b>	\$1=Memory[\$2+100]	Read and start to monitor the given memory location
38	<b>store-conditional</b>	<b>sc \$1,100(\$2)</b>	Memory[\$2+100]= \$1 or →	return 0 if a coherence action happens since the previous ll (\$1 must be different from 0)
11+00 fmt=10/11	<b>adds / add.d</b>	<b>add.x \$f0,\$f2,\$f4</b>	\$f0=\$f2+\$f4	Single and double precision add
11+01 fmt=10/11	<b>sub.s / sub.d</b>	<b>sub.x \$f0,\$f2,\$f4</b>	\$f0=\$f2-\$f4	Single and double precision subtraction
11+02 fmt=10/11	<b>mul.s / mul.d</b>	<b>mul.x \$f0,\$f2,\$f4</b>	\$f0=\$f2*\$f4	Single and double precision multiplication
11+03 fmt=10/11	<b>div.s / div.d</b>	<b>div.x \$f0,\$f2,\$f4</b>	\$f0=\$f2/\$f4	Single and double precision division
11+05 fmt=10/11	<b>abs.s / abs.d</b>	<b>abs.x \$f0,\$f2</b>	\$f0=ABS(\$f2)	Single and double precision absolute value
11+06 fmt=10/11	<b>mov.s / mov.d</b>	<b>mov.x \$f0,\$f2</b>	\$f0←\$f2	Single and double precision move
11+07 fmt=10/11	<b>neg.s / neg.d</b>	<b>neg.x \$f0,\$f2</b>	\$f0= - (\$f2)	Single and double precision opposite value
11+3C(31,32,3D,3E,3F) fmt=10/11	<b>c.lt.s / c.lt.d (ne.eq.gt.le.ge)</b>	<b>c.lt.x \$f0,\$f2</b>	Temp=(Sf0<Sf2)	Single and double: compare \$f0 and \$f2 <=,!=,>,<=>
11+00 fmt=4/0	<b>move to/from coprocessor 1</b>	<b>mtc1/mfc1 \$1,\$f2</b>	\$f2=\$1 / \$1=\$f2	Move \$1 to/from C1reg. \$f2 (no conversion)
10+00 fmt=4/0	<b>move to/from coprocessor 0</b>	<b>mtc0/mfc0 \$1,\$f2</b>	\$c2=\$1 / \$1=\$c2	Move \$1 to/from C0 reg. \$f2 (no conversion)
11+00 fmt=6/2	<b>move to/from control reg of cop.1</b>	<b>ctc1/cfc1 \$1,\$cf2</b>	\$cf2=\$1 / \$1=\$cf2	Move \$1 to/from C1-CONTROL register
11 fmt=8, ft=1/0	<b>branch on true/false</b>	<b>bc1t/bc1f label</b>	If(Temp = true/false) go to label	Temp is 'Condition-Code'
31/39	<b>load/store floating point (32bit)</b>	<b>lwc1/swc1 \$f0,0(\$1)</b>	\$f0←Memory[\$1] / Memory[\$1]←\$f0	Data from FP (C1) register to memory
11+21,fmt=10/11+22,fmt=11	<b>convert from/to single to/from double</b>	<b>cvt.d.s/cvt.s.d \$f0,\$f2</b>	\$f0=(double)\$f2/\$f0=(single)\$f2	Type conversion
11+24,fmt=11/11+20	<b>convert from/to single to/from integer</b>	<b>cvt.w.s/cvt.s.w \$f1,\$f0</b>	\$f1=(int)\$f0 / \$f0=(single)\$f2	Type conversion

**Register Usage**

Name	Reg. Num.	Usage
<b>\$zero</b>	0	The constant value 0
<b>\$s0-\$s7</b>	16-23	Saved
<b>\$t0-\$t9</b>	8-15,24-25	Temporaries
<b>\$a0-\$a3</b>	4-7	Arguments

Name	Reg.Num.	Usage
<b>\$v0-\$v1</b>	2-3	Results
<b>\$fp, \$sp</b>	30,29	frame pointer, stack pointer
<b>\$ra, \$gp</b>	31,28	return address, global pointer
<b>\$k0-\$k1</b>	26,27	Kernel usage

Reg. Num.	Usage
<b>\$f0, \$f2</b>	Return values
<b>\$f12,\$f14</b>	Function arguments
<b>\$f20,\$f22,\$f24,\$f26,\$f28,\$f30</b>	Saved registers
<b>\$f4,\$f6,\$f8,\$f10,\$f16,\$f18</b>	Temporaries registers

**System calls**

Service Name	Service Num. (\$v0)	INPUT Arguments	OUTPUT Arguments
<b>print_int</b>	1	\$a0=integer to print	---
<b>print_float</b>	2	\$f12=float to print	---
<b>print_double</b>	3	(\$f12,\$f13)=double to print	---
<b>print_string</b>	4	\$a0=address of ASCIIIZ string to print	---
<b>read_int</b>	5	---	\$v0=integer
<b>read_float</b>	6	---	\$f0=float
<b>read_double</b>	7	---	\$f0-f1=double
<b>read_string</b>	8	\$a0=address of input buffer, \$a1=max characters to read	---
<b>sbrk</b>	9	\$a0=Number of bytes to be allocated	\$v0=pointer to the allocated memory
<b>exit</b>	10	---	---